

CMP平坦化的階層式積體電路佈局密度控制方法之研究

嚴文宏、林浩仁

E-mail: 9806834@mail.dyu.edu.tw

摘要

化學機械研磨 (Chemical-Mechanical Polishing, CMP) 技術是目前後端製程所必須的程序, 為提高CMP程序後整體的平坦度, 需在晶片佈局產生後加入虛擬金屬 (Dummy Fill) 填充。在安插虛擬金屬填充前, 必須先對晶片佈局做密度分析, 讓虛擬金屬有效的安插運用以防止虛擬金屬被安插在錯誤的地方。首先, 本文提出階層式的方法來進行密度分析, 作為計算各個方格 (Tile) 需安插的虛擬金屬填充的依據。本文所提出階層式的密度分析方法, 兼具執行效率與結果精確度的優點。以ISCAS89測試電路的實驗數據顯示, 本文提出的密度分析方法, 在效率與精確度都明顯優於固定分割密度分析方法(Fixed-Dissection Density Analyses)[8]。

關鍵詞: 晶片佈局密度分析、平坦化、CMP平坦化技術

目錄

封面內頁

簽名頁

授權書 iii

中文摘要 iv

ABSTRACT v

誌謝 vi

目錄 vii

圖目錄 ix

表目錄 x

第一章 緒論 1

1.1 研究背景 1

1.2 研究動機 9

1.3 研究目的 9

1.4 論文大綱 11

第二章 文獻回顧 12

2.1 化學機械研磨技術 12

2.2 平坦化方法 13

2.3 線性規劃模型 15

第三章 階層式密度分析 20

3.1 階層式分割方法 20

3.2 階層式密度分析方法 24

3.3 整數線性規劃 28

第四章 實驗結果 29

4.1 實驗環境與測試電路 29

4.2 實驗過程與結果 30

第五章 結論與未來展望 39

參考文獻 40

參考文獻

[1]林宗輝、馬光華, 「方興未艾之可製造性導向設計」, 台灣半導體產業協會簡訊專文, 2005/7。

[2]Franklin M. Schellenberg, and Luigi Capodieci, " Impact of RET on physical layouts, " in Proc. of the 2001 international symposium on Physical design, 2001,pp. 52 – 55.

- [3] Jeong-Taek Kong, "CAD for Nanometer Silicon Design Challenges and Success," *IEEE Trans. on VLSI Systems*, vol. 12, no. 11, pp. 1132 – 1147, Nov. 2004.
- [4] A. B. Kahng and K. Samadi, "CMP Fill Synthesis: A Survey of Recent Studies," *IEEE Trans. on CAD*, vol. 27, no. 1, pp. 3 – 19, Jan. 2008.
- [5] R. Tian, D. F. Wong, and R. Boone, "Model-Based Dummy Feature Placement for Oxide Chemical-Mechanical Polishing Manufacturability," in *Proc. ACM/IEEE Des. Autom. Conf.*, 2000, pp. 667 – 670.
- [6] Y. Chen, A. B. Kahng, G. Robins and A. Zelikovsky, "Hierarchical Dummy Fill for Process Uniformity," *Proc. ASP-DAC*, 2001, pp. 139 – 144.
- [7] Y. Chen, P. Gupta, and A. B. Kahng, "Performance-impact limited area fill synthesis," in *Proc. ACM/IEEE Des. Autom. Conf.*, 2003, pp. 22 – 27.
- [8] A. B. Kahng, G. Robins, A. Singh, and A. Zelikovsky, "Filling algorithms and analyses for layout density control," *IEEE Trans. Comput.-Aided Design Integrated. Circuits and systems*, vol. 18, no. 4, pp. 445 – 462, Apr. 1999.
- [9] H. Xiang, K.-Y. Chao, R. Puri and M. D. F. Wong, "Is Your Layout Density Verification Exact? - A Fast Exact Algorithm For Density Calculation," *Proc. ACM/IEEE International Symposium on Physical Design*, 2007, pp. 19 – 26.
- [10] A. Tsuchiya and H. Onodera Modeling of On-Chip Transmission-Lines ---Impact of Orthogonal Wires, Si Substrate and Dummy Fills--- *Microwave Workshops and Exhibition 2007*, pp. 143 – 148.
- [11] Y. Chen, A. B. Kahng, G. Robins and A. Zelikovsky, "Area Fill Synthesis for Uniform Layout Density," *IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems*, vol. 21, no. 10, pp. 1132 – 1147, Oct. 2002.
- [12] T. E. Gbondo-Tugbawa, "Chip-Scale Modeling of Pattern Dependencies in Copper Chemical Mechanical Polishing Process," Ph.D. dissertation, Massachusetts Institute of Technology, 2002.
- [13] Y. Chen, A. B. Kahng, G. Robins, and A. Zelikovsky, "Monte-Carlo algorithms for layout density control," in *Proc. IEEE Asia South Pacific Des. Autom. Conf.*, 2000, pp. 523 – 528.
- [14] H. Xiang, L. Deng, R. Puri, K.-Y. Chao, and M. D. F. Wong, "Dummy fill density analysis with coupling constraints," in *Proc. ACM/IEEE Int. Symp. Phys. Des.*, 2007, pp. 3 – 9.
- [15] Y. Chen, A. B. Kahng, G. Robins, A. Zelikovsky and Y. Zheng, "Area Fill Generation with Inherent Data Volume Reduction," *Proc. Intl Conf on Design Automation and Test in Europe*, 2003, pp. 868-873.
- [16] Y. Chen, A. B. Kahng, G. Robins, A. Zelikovsky, and Y. Zheng, "Compressible area fill synthesis," *IEEE Trans. Comput.-Aided Design Integr. Circuits Syst.*, vol. 24, no. 8, pp. 1169 – 1187, Aug. 2005.
- [17] L. He, A. B. Kahng, K. Tam and J. Xiong, "Simultaneous Buffer Insertion and Wire Sizing Considering Systematic CMP Variation and Random Leff Variation," in *Proc. of the 2005 International Symposium on Physical Design*, 2005, pp. 78 – 85.
- [18] <http://ic.engin.brown.edu/classes/EN160S07/lecture27.ppt>.
- [19] http://www.flandersdc.be/download/nl/6432728/file/present_agfa.zip-umicore_dc_inspir_tours.