

The Mask Allocation Problem among Bottleneck Machines in TFT Array Process with Different Re-entrant Layers

王宏軒、陳盈彥

E-mail: 9806318@mail.dyu.edu.tw

ABSTRACT

The main production process of TFT-LCD (Thin Film Transistor Liquid Crystal Display) can be divided into three stages: TFT Array, Cell and Module processes. The TFT Array process is the most complicated, primarily because Photolithography Process is regarded as a bottleneck in the TFT Array process. During the Photolithography Process, consideration must be given to the collocation problem between the reentry and masks allocation, as well as to the use of expensive stepper or scanners. Furthermore, each type of mask has a certain collocation restriction on the machine. If the mask arrangement is not dealt with first, the system can overload, which causes a blockage in the workflow and leads to a deficiency of material in the subsequent processes. In this study, the characteristics of collocation between reentry and masks allocation in TFT Array process are considered and mathematic planning is proposed to determine the optimal mode of mask allocation in order to satisfy the goal pursued within the scope of planning. The utilization of the bottleneck machine is applied in discussion through experimental design, and then multiple comparisons are made to find the weight values of the difference of allocated quantities and setup times. The experimental results indicate that a significant relationship exists between the weight values and the utilization of the bottlenecked machine.

Keywords : TFT Array ; masks allocation ; reentry

Table of Contents

封面內頁 簽名頁 博碩士論文暨電子檔案上網授權書.....	iii	中文摘要.....	v
ABSTRACT.....	vi	誌謝.....	vii
目錄.....	x	表目錄.....	viii
第一章 緒論.....	xii	第一章 緒論.....	1.1.1 研究背景與動機.....
1.1.2 研究目的.....	1.1.3 研究範圍與限制.....	3.1.4 研究步驟與方法.....	
3.1.5 論文架構.....	5 第二章 文獻探討.....	6.2.1 TFT-LCD發展歷史.....	
6.2.2 TFT-LCD構造與製程簡介.....	7.2.3 介紹TFT Array的製造流程與生產特性.....	7.2.2 TFT-LCD構造與製程簡介.....	
9.2.3.1 TFT Array製程簡介.....	9.2.3.2 TFT Array製程特性說明.....	14.2.4 副資源相關文獻.....	
20.2.6 TFT Array製程相關文獻.....	25 第三章 模式建構.....	28.3.1 問題定義與分析.....	
28.3.2 假設條件.....	29.3.3 研究方法與架構.....	28.3.1 問題定義與分析.....	
31.3.4 模式建立.....	31.3.4.1 階段一：評估機台產能負荷模式.....	29.3.4 模式建立.....	
31.3.4.2 階段二：光罩與瓶頸機台配置規劃模式.....	34.3.5 範例說明.....	31.3.4.2 階段二：光罩與瓶頸機台配置規劃模式.....	
39 第四章 實驗結果與分析.....	45.4.1 模式描述.....	39 第四章 實驗結果與分析.....	
45.4.2 實驗設計.....	53.4.3 權重值對機台產能利用率之影響分析.....	45.4.2 實驗設計.....	
54.4.4 小結.....	58 第五章 結論與建議.....	54.4.4 小結.....	
59.5.2 建議.....	60 參考文獻.....	59.5.2 建議.....	
		61	

REFERENCES

中文參考文獻 1.王帥文(2007), 光罩配置對TFT Array生產系統之影響探討, 國立清華大學工業工程與工程管理學系碩士論文。 2.王傳順(2007), S-DBR 應用於具迴流特性製造業之可行性研究, 國立交通大學工業工程與管理學系碩士論文。 3.王耀陞(2008), 薄膜電晶體陣列廠考量光罩資源限制之主生產排程機制設計, 國立交通大學工業工程與管理學系碩士論文。 4.林則孟(2006), 生產計畫與管理, 華泰文化。 5.李偉誠(2007), 彩色濾光片內製廠之主生產排程建構機制之設計, 國立交通大學工業工程與管理學系碩士論文。 6.徐懿亨(2006), 考量刀具數量及刀具壽命下單階非相關平行機台現場管控系統之研究, 國立屏東科技大學工業管理系所碩士論文。 7.陳茂成(2001), 2001年全球平面顯示器產業產品展望, 工業材料雜誌。 8.陳亞妮(2004), 薄膜電晶體陣列廠生產規劃系統之建構, 國立交通大學工業工程與管理學系碩士論文。 9.陳盈彥(2006), 階層式多廠區生產鏈規劃之研究-以TFT-LCD產業為例, 國立清華大學工業工程與管理學系碩士論文。 10.張皇文(2006), 液晶顯示器陣列製程之彈性零工式生產排程, 國立清華大學工業工程與管理學系碩士論文。 11.黃仲龍、哈建宇、金美敬(2004), 光電半導體新興製程設備市場商機研究, 經濟部產業技術資訊服務推廣計畫。 12.盧研伯(2003), 混合式模擬退火法應用於具迴流特性流程工廠之研究, 國立台灣科技大學工業管理學系碩士論文。 13.劉瑞祥(1996), 液晶之基礎與應用/松本正一,

角田市良原著，國立編譯館。 14.簡秀安(2004)，TFT-LCD產業陣列製程投料機制之建構與績效分析，東海大學工業工程與經營資訊研究所碩士論文。 15.顏如敏(2006)，TFT Array廠在光罩限制下之現場排程問題，國立清華大學工業工程與管理學系碩士論文。 英文參考文獻 1.Akcali,E., Kazunori Nemoto, and Reha Uzsoy, (2001), “ Cycle-time Improvements for Photolithography Process in Semiconductor Manufacturing, ” IEEE Transactions on Semiconductor Manufacturing, Vol. 14, No.1, pp.48-56. 2.Avic, S. and Akturk, M. S., (1996), “ Tool magazine arrangement and operations sequencing on CNC machines, ” Computers operation research, Vol. 23, No.11, pp.1069-1081. 3.Buyurgan, N., Saygin, S. and kilic, S. E, (2004), “ Tool allocation in flexible manufacturing systems with tool alternatives, ” Robotics and Computer-Integrated Manufacturing, Vol. 20, pp.341-349. 4.Chi, S.C. and Kim, Y.D., (2008), “ Minimizing makespan on an m-machine re-entrant flowshop, ” Computers & Operations Research, Vol. 35, pp.1684-1696. 5.Chen, J.S., C.H. Pan, and C.M. Lin, (2008), “ A Hybrid Genetic Algorithm for the Re-entrant Flow-shop Scheduling Problem, ” Expert System with Applications, Vol. 34, pp.570-577. 6.DisplaySearch, <http://www.displaysearch.com>. 7.Drobouchevich, I.G. and Stusevich, V.A, (1999), “ A heuristic algorithm for two-machine re-entrant shop scheduling, ” Annals of Operations Research, Vol. 86, pp.417-439. 8.Graves, S.C., Meal, H.C., Stefek, D. and Zeghmi, A.H., (1983). “ Scheduling of Reentrant Flow Shops, ” Journal of Operations Management, Vol. 3, No. 4, pp.197-207. 9.Kayaligil, S. and Ozlu, M., (2002). “ Loading of pallets on identical CNC machines with cyclic schedules, ” Computers & Industrial Engineering, pp.221-230. 10.Kubiak, W., Lou, S.C. and Wang, Y.M., (1990), “ Mean Flow Time Minimization in Reentrant Job-Shop with Hub, ” Facility of Management, University of Toronto. 11.Kubiak, W., Lou, S.C., and Wang Y. -M., (1996), “ Mean Flow Time Minimization in Reentrant Job-Shop With Hub, ” Operation Research, Vol. 44, No. 5, pp.764-776. 12.Pearn, W. L., Chung, S. H., Chen, A. Y., and Yang, M. H, (2004), “ A case study on the multistage IC final testing scheduling problem with reentry, ” International Journal of Production Economics, Vol. 88, No. 3, pp. 257-267. 13.Sigurdur, O. and Shi, L., (2000), “ A method for scheduling in parallel manufacturing systems with flexible resources, ” IIE Transactions, Vol.32, pp.135-146. 14.Uzsoy, R., Church, L.,and Ovacik, I., (1993), “ Performance Evaluation of Dispatching Rules for Semiconductor Testing Operations, ” Journal of Electronics Manufacturing, Vol. 3, pp. 95-105. 15.Zhang, X., Fujii, S. and Kaihara, T., (2005), “ Evaluation of tool allocation strategies in flexible manufacturing system, ” JSME International Journal, Series C, Vol. 48, No. 1.