

# Implementation of an Interleaver for Turbo Codes Using the MIPS-like Architecture

陳熙儒、陳慶順

E-mail: 9707076@mail.dyu.edu.tw

## ABSTRACT

The turbo codes are widely applied in most leading technology of wireless communication. Therefore, this study develops a 32-bit RISC (Reduced Instruction Set Computer) microprocessor with the MIPS-like architecture embedded an interleaver for turbo codes by using the Verilog HDL (Hardware Description Language) and ASM (Algorithmic State Machine). In this work, the interleaver for turbo codes is designed by C language at first. Furthermore, the design is compiled with LCC (Little C Compiler) to generate the assembly code. The C utility program developed by our research group is applied to modify the assembly code. The modified assembly code can be utilized into PCSpim to carry out the PC-based simulation and machine code. The machine code generated by PCSpim is embedded into the MIPS-like core for digital simulation by using ModelSim with comparison to previous simulation by using PCSpim for verification. In addition, the whole design is further synthesized by using Xilinx FPGA development software. The VLSI layout of the microprocessor embedded an interleaver for turbo codes is implemented under TSMC 0.18 um process technology at final. The result of this study is applicable to the turbo-code encoder of CDMA IS-2000 system, and we expect the study is able to be extended to the design of turbo-code encoder and decoder, WiMAX and MPSOC in the near future.

Keywords : Turbo Coding , Verilog , FPGA , MIPS , System-on-a-Chip

## Table of Contents

授權書.....	iii	中文摘要.....	iv	英文摘要.....	v	誌謝.....	vi	目錄.....	vii	圖目錄.....	ix	表目錄.....	xi																																								
第一章 緒論	1	1.1 研究動機.....	1	1.2 研究目的.....	2	第二章 研究方法	2	2.1 微處理器架構.....	4	2.1.1 精簡指令集電腦 ( RISC ) .....	5	2.1.2 MIPS微處理器.....	6	2.1.3 MIPS指令格式.....	7	2.2 演算法狀態機.....	10	2.2.1 ASM設計方法.....	12	2.3 渦輪編碼器.....	13	2.4 交錯器.....	15	2.4.1 區塊交錯器.....	16	2.4.2 亂數交錯器.....	17	2.4.3 S亂數交錯器.....	18	2.4.4 質數交錯器.....	18	2.5 電子自動化設計工具.....	22	第三章 結果與討論	25	3.1 設計流程.....	25	3.2 渦輪編碼交錯器.....	26	3.3 似MIPS核心微處理器.....	31	3.3.1 似MIPS微處理器之ASM圖.....	32	3.3.2 似MIPS微處理器的模擬與驗證.....	32	3.4 似MIPS架構之渦輪編碼交錯器.....	50	第四章 結論.....	53	參考文獻.....	54	附錄.....	57

## REFERENCES

- [1] M. G. Arnold, T. A. Bailey, J. R. Cowles, J. J. Cupal, F. N. Engineer, " Behavior to Structure: Using Verilog and In-Circuit Emulation to Teach How An Algorithm Becomes Hardware, " Proc, Verilog HDL Conference, IEEE International, 1995, pp. 19 – 28.
- [2] M. G. Arnold, " Verilog Digital Computer Design Algorithms into Hardware, " 1st ed., Prentice Hall press, 1999.
- [3] 蔡安朝, 陳慶順, 潘天賜 " 實現一個運用似MIPS架構之步進馬達控制系統晶片, " 2004年中華民國自動控制研討會, 大葉大學, 2004年。
- [4] 謝元章, 陳木松, 陳慶順, 潘天賜, 吳明杰, 王錫文, 張傳旺, 賴恆生, " 管線化的倒傳遞類神經微處理器, " 2006現代電機科技研討會, 嘉義吳鳳技術學院, 2006年。
- [5] 李健銘, 李世鴻, 陳木松, 陳慶順, 潘天賜, " 倒傳遞類神經微處理器之超大型積體電路佈局, " 2006第四屆微電子技術發展與應用研討會, 高雄海洋科技大學, 2006年。
- [6] G. Berrou, A. Glavieux, and P. Thitmajshima, " Near Shannon limit error-correcting coding: Turbo codes, " Proc., Geneva, Seitzerland, 1993, pp. 1064-1070.
- [7] C. Berrou, A. Glavieux, " Near optimum error correcting coding and decoding: turbo-codes, " IEEE Trans. Commun., Vol. 44, 1996, pp. 1261-1271.

- [8] C. E. Shannon, "A Mathematical Theory of Communication," *BSTJ*, Vol. 27, 1948, pp.379-423, 623-657.
- [9] 林沅東, 潘天賜, 陳慶順, 邱坤麒, 王錫文, "Pade逼近log-MAP渦輪解碼演算法於衰減CDMA通訊之應用," 2007年再生能源科技與應用研討會, 彰化大葉大學, 2007年。
- [10] 蔡鳴凱, 潘天賜, 陳慶順, 邱坤麒, 王錫文, "二階log-MAP渦輪解碼演算法於衰減CDMA通訊之應用," 2007年再生能源科技與應用研討會, 彰化大葉大學, 2007年。
- [11] D. C. Hyde, "CSCI 320 Computer Architecture Handbook on Verilog HDL," Computer Science Department, Bucknell University Lewisburg, PA17837, 1997.
- [12] M. G. Arnold, N. J. Sample, J. D. Shuler, "Guidelines for Safe Simulation and Synthesis of Implicit," *Proc., Verilog HDL Conference and VHDL international Users Forum*, 1998. IVC/VIUF, 1998, pp.56-66.
- [13] M. G. Arnold, T. A. Bailey, J. R. Cowles, J. J. Cupal, A. W. Wallace "A Purely Behavioral Data Structure for Accurate High Level Timing Simulation of Synchronous Designs," *Proc., Verilog HDL Conference*, 1994, pp.101-107.
- [14] M. Holland, J. Harris, S. Hauck, "Harnessing FPGAs for Computer Architecture Education," *Proc., Microelectronic Systems Education*, 2003., IEEE International Conference on 1-2 June, 2003, pp. 12 – 13.
- [15] A. Barros, P. Lima, J. Xavier, M. E. Lima "Teaching SoC Design in a Project-Oriented Course based on Robotics", *Proc. , the 2005 IEEE International Conference on Microelectronic Systems Education*, 2005, pp.25-26.
- [16] M. G. Arnold, "Verilog Digital Computer Design: Algorithms into Hardware," 1st ed. Prentice Hall press, 1999, Chap. 8, pp. 277-353.
- [17] Kab Joo Lee; "Fault sensitivity analysis of a 32-bit RISC microprocessor," *VLSI and CAD, ICVC '99. 6th International Conference*, 1999, pp. 529-532 [18] D. A. Patterson, J. L. Hennessy, "Computer Organization & Design: The Hardware/Software Interface," 2nd ed., Morgan Kaufmann press, 1997, Chap. 3, pp. 3-1 to 3-113.
- [19] "MIPS32TM Architecture For Programmers Volume I: Introduction to the MIPS32TM Architecture," MIPS Technologies Inc., 2001.
- [20] William Stallings, "Reduced Instruction Set Computer Architecture," *Proc., of the IEEE*, Vol. 76, 1988, pp. 38-55.
- [21] Q. Jian, "Turbo Code in IS-2000 Code Division Multiple Access Communications Under Fading," Wichita State University, Electrical and Computer Engineering, Master 's thesis, 1999.
- [22] 李岳修, "應用於渦輪碼之交錯器研究," 國立清華大學, 電機工程研究所, 碩士論文, 2000年。
- [23] "MIPS32R Architecture For Programmers Volume II: The MIPS32R Instruction Set," MIPS Technologies Inc., 2001.