

Investigation of SiGe MOS Devices Prepared by Liquid – Phase -Deposition

詹軒榮、黃俊達

E-mail: 9706874@mail.dyu.edu.tw

ABSTRACT

Silicon dioxide (SiO₂) has been grown on SiGe film by using liquid-phase deposition (LPD) methods with H₂SiF₆ and H₃BO₃ at room temperature. In this study, the concentrations of H₂SiF₆ and H₃BO₃ were 0.4 and 0.01 M, respectively, for temperature of 30 . We found that the growth rate of SiO₂ would increase with increasing of temperature and H₃BO₃ concentration. No Ge pileup was found at interface of SiGe and SiO₂ by using Auger electron spectrometer (AES) and electron spectroscopy of chemical analysis (ESCA) showed that the Si-2p appears at 103.4 eV with a full width at half maximum (FWHM) of 1.48 eV. The infrared absorption spectrum of SiO₂ was measured by Fourier transform infrared spectroscopy (FTIR) and revealed that the wave numbers located 810 and 1100cm⁻¹, belonging to to the bending stretching and vibration modes of Si-O-Si bonding, moreover a peak of Si-F bonding appeared at 933cm⁻¹. A metal-oxide-semiconductor (MOS) device of SiGe was fabricated with above conditions. A leakage current density of 8.69 × 10⁻⁹ A/cm² was found at 2 MV/cm. With increasing of temperature to 400 , the fixed oxide charge density and interface charge density were improver from 3.82 × 10¹⁰ cm⁻² and 3.25 × 10¹¹ eV⁻¹cm⁻² to 4.77 × 10⁹ cm⁻² and 1.15 × 10¹¹ eV⁻¹cm⁻², respectively. For a study of MOS photodetectors, the dark current was reduced from the non-annealed samples of 3.25 × 10⁻⁸A to 4.46 × 10⁻⁹A for the 400 annealed samples. The photo to dark current ratio was 3.17 × 10⁴ for 200 annealed samples with 850 nm illumination. The responsivity was 0.567A/W for non-annealed samples. Keywords : liquid-phase deposition 、 metal-oxide-semiconductor、 photodetectors

Keywords : Liquid – Phase - Deposition Liquid – Phase - Deposition Liquid – Phase - Deposition

Table of Contents

目錄 封面內頁 簽名頁 授權書	iii	中文摘要	iii
. iv 英文摘要	iv	vi 誌謝	vi
. vii 目錄	vii	viii 圖目錄	viii
. xi 表目錄	xi	xiii 第一章 緒論	xiii
. 1 第二章元件製程	1	4 2.1 簡介	4
. 4 2.2 矽鍺薄膜之製程	4	4 2.3 MOS元件製作	4
過程 6 2.3.1基板的清洗步驟	6	6 2.3.2歐姆電極的製程	6
. 6 2.3.3氧化層的沉積與爐管退火	6	7 2.3.4閘極電極的製作	7
. 7 2.4 MIS元件製作過程	7	9 第三章 儀器介紹	9
. 10 3.1蒸鍍機系統	10	10 3.2爐管退火	10
. 10 3.3液相沉積	10	11 3.3.1 液相沉積二氧化矽之製作	11
. 11 3.3.2 LPD的化學成長反應說明	11	12 3.3.3 LPD方法以及系統	12
LPD氧化層在矽鍺基板之沉積速率	15	13 3.3.4	13
15 3.4傅利葉轉換紅外光譜儀	15	17 3.5化學分析電	17
子儀or X光光電子能譜圖	18	18 3.6 AES縱深分析	18
18 第四章 實驗結果與	18	20 4.1 MOS之材料分析	20
討論	20	20 4.1.1 化學分析	20
電子儀	20	20 4.1.2 傅利葉轉換紅外光譜儀	20
.	20	21 4.1.3 AES縱深分析	21
.	23	23 4.2 MOS之電流-電壓分析	23
.	26	26 4.3 MOS之電容-電壓分析	26
.	30	26 4.3.1 簡介	26
性研究	30	26 4.3.2 Al/LPD-SiO ₂ /P-SiGe的電容特	26
紅外光光檢測器	35	31 4.3.2-1 MOS之固定氧化層電荷密度	31
35 第五章 結論	35	32 4.3.2-2 MOS之介面缺陷密度	32
.	42	40 4.4 MIS	40
獻	42	40 參考文	40
.	42	42 圖目錄 圖1-1 SiGe成長在Si上時之strain和relax狀況	42
.	2	2 圖1-2 SiGe成長在Si上時，形變與薄膜厚度的關係圖	2
.	8	3 圖2-1 MOS元件製作流程圖	3
.	8	8 圖2-2 MIS元件製作流程圖	8
.	11	9 圖3-1 爐管退火系統	9
.	11	11 圖3-2 LPD系統	11
.	15	14 圖3-3 LPD流程圖	14
.	15	15 圖3-4 不同的硼酸濃度在沉積一小時的氧化層厚度	15
.	17	16 圖3-5 沉積速率與溫度的	16
.	17	17 圖4-1 為其未退火LPD-SiO ₂ 之ESCA分析圖	17
.	20	20 圖4-2 未退火	20

與200 oC、300 oC、400 oC LPD- SiO ₂ 之紅外光譜吸收圖	22	圖4-3 未退火LPD- SiO ₂ 之AES縱深分析	24	圖4-4 400 LPD- SiO ₂ 之AES縱深分析	24	圖4-5 未退火之電流密度-電壓圖	26	圖4-6影響氧化層電性之電荷來源圖	
.	27	圖4-7 未退火與退火200 oC、300 oC、400 oC的C-V圖	30	圖4-8 未退火之G-V圖	32	圖4-9 200 oC之G-V圖	33
.	33	圖 4-11 400 oC之G-V圖	34	圖 4-12 不同退火溫度的界面缺陷密度	35	圖4-13 不同退火溫度之電流-電壓圖	36
.	36	圖4-14 未退火之光暗電流-電壓圖	37	圖4-15 退火200 之光暗電流-電壓圖	38	圖4-16 退火300 之光暗電流-電壓圖	38	圖4-17 退火400 之光暗電流-電壓圖	39
表目錄 表2-1 UHVCVD磊晶矽鍺薄膜成長參數表	5	表4-1 退火溫度與固定氧化層電荷密度關係表	31	表4-2退火溫度與介面缺陷密度關係表	34	表4-3不同退火溫之光暗電流關係表	37

REFERENCES

- [1] D.J.Paul, *adv. Mater.* 11, 191-204 (1999) [2] Zingway Pei; Liang, C.S.; Lai, L.S.; Tseng, Y.T.; Hsu, Y.M.; Chen, P.S.; Lu, S.C.; Tsai, M.-J.; Liu, C.W., *Electron Device Letters, IEEE*, Volume: 24, Issue: 10, pp.643-645 (2003) [3] Xiao, X.; Sturm, J.C.; Parihar, S.R.; Lyon, S.A.; Meyerhofer, D.; Palfrey, S.; Shallcross, F.V., *Electron Device Letters, IEEE*, Volume: 14, Issue: 4, pp.199-201 (1993) [4] N. Collaert; P. Verheyen; K. De Meyer; R. Loo, *Solid-State Electronics*, Volume: 47, Issue: 7, pp.1173-1177 (2003) [5] Wang, K.L.; Tong, S.; Kim, H.J., *Materials Science in Semiconductor Processing*, Volume: 8, Issue:1-3, pp.389-399 (2005) [6] Kuhn, K.; Agostinelli, M.; Ahmed, S.; Chambers, S.; Cea, S.; Christensen, S.; Fischer, P.; Gong, J.; Kardas, C.; Letson, T.; Henning, L.; Murthy, A.; Muthali, H.; Obradovic, B.; Packan, P.; Pae, S.W.; Post, I.; Putna, S.; Raol, K.; Roskowski, A.; Soman, R.; Thomas, T.; Vandervoorn, P.; Weiss, M.; Young, I., *Electron Devices Meeting, IEDM*, pp.73-76 (2002) [7] R. People, *IEEE J. Quantum Electron.* QE-22, 1696-1710 (1986) [8] D.K.Nayak, K.Kamjoo, J.S.Park, J.C.S.Woo, K.L.Wang, *IEEE Trans. Electron Devices* 39(1992) 56.
- [9] D.K.Nayak, K.Kamjoo, J.S.Park, J.C.S.Woo, K.L.Wang, *Appl. Phys. Lett.* 56(1990) 66
- [10] I.S.Goh, S.Hall, W.Eccleston, J.F.Zhang, K.Werner, *Electron Lett.* 30(1994) 1988 [11] M. P. Houg, C. J. Huang and Y. H. Wang, *J. Appl. Phys.*, Vol 82, pp.5788, (1997) [12] M. P. Houg, Y. H. Wang, C. J. Huang, S. P. Huang, and W. J. Chang, *Solid-State Electronics*, Vol. 44, pp. 1917, (2000) [13] C. F. Yeh, C. L. Chen, Water Lur and P. W. Wen, *Appl. Phys., Lett.* 66 (8), pp.938, (1995) [14] W.A.Hill and C.C.Coleman, *Solid-State Electronics*, Vol. 23, pp. 987-983, (1980)