

植基於corner block list表示法之增量式平面規劃之研究

高一宏、程仲勝

E-mail: 9607821@mail.dyu.edu.tw

摘要

積體電路後端實體設計(physical design)中，平面規劃(floorplanning)一直是一個相當重要的設計步驟。然而隨著VLSI/SOC系統的複雜化，有可能在平面規劃結束後，因佈局結果不良，需重新再進行平面規劃以求得一較佳佈局結果。但若一再地重複進行平面規劃，這是相當耗時的。因此我們利用增量式平面規劃(incremental floorplanning)的觀念，縮短重複進行平面規劃的時間。在本論文中，我們以Corner Block List(CBL)不可切割表示法來記錄模組間相對位置關係並得到一原始平面規劃圖。針對原始平面圖執行一連串增量式運算，包含新增模組、刪除模組與修改模組三種運算。為了盡量維持初始平面圖中模組間相對位置關係，不重新進行完整的平面規劃，因此提出兩種挑選少數模組進行模擬退火的策略，以得到面積較小與繞線長度較短的平面規劃圖。實驗結果顯示所提增量式平面規劃演算法確實具有不錯的效能，且在少數模組維度小幅修改時，能產生不錯的平面規劃結果。

關鍵詞：平面規劃；增量式平面規劃；Corner Block List

目錄

封面內頁 簽名頁 授權	iii	中文摘要	iv
. . . iv 英文摘要	v	誌謝	vi
.	vii	圖目錄	x
.	x	表目錄	xiv
.	xiv	第一章 緒論	1.1.1 研究背景與動機
.	1.1.2 研究方法	1.1.3 論文架構	2 第二章 文獻探討
.	2 2.1 可切割平面規劃表示法	4 2.1.1 Shorthand Tree	4 2.1.2 Normalized Polish Expression
.	4 2.1.2 Normalized Polish Expression	5 2.2 不可切割平面規劃表示法	6 2.2.1 Sequence-Pair
.	6 2.2.1 Sequence-Pair	6 2.2.2 Bounded-Sliceline Grid	8 2.2.3 O-tree
.	10 2.2.4 B*-tree	12 2.2.5 Corner Block List	13 2.2.6 Transitive Closure Graph
.	17 2.2.7 梯型平面規劃器	18 2.3 增量式平面規劃	19 第三章 以CBL表示法進行增量式平面規劃
.	21 3.1 問題描述	21 3.2 增量式平面規劃演算法	21 3.3 新增運算
.	22 3.3.1 方法一：合併	22 3.3.2 方法二：加入虛擬模組	24 3.3.3 方法三：修改SLT串列
.	26 3.4 刪除運算	33 3.5 修改運算	34 3.6 局部模擬退火
.	35 第四章 實驗結果	38 4.1 新增運算	39 4.1.1 方法一：合併
.	40 4.1.2 方法二：加入虛擬模組	44 4.1.3 方法三：修改SLT串列	48 4.2 刪除運算
.	51 4.3 修改運算	56 4.3.1 擴增	56 4.3.2 縮減
.	60 4.4 具有限制性的增量式平面規劃	63 4.5 連續進行增量式平面規劃	64 4.6 考慮繞線長度的增量式平面規劃
.	66 第五章 結論與未來展望	72 參考文獻	73 附錄A n200測試電路實驗結果
.	A-1 A.1 新增運算	A-1 A.1.1 方法一：合併	A-1 A.1.2 方法二：加入虛擬模組
.	A-2 A.1.3 方法三：修改SLT串列	A-3 A.2 刪除運算	A-5 A.3 修改運算
.	A-6 附錄B ami49測試電路實驗結果	B-1

參考文獻

- [1]R. H. J. M. Otten (1982) " Automatic Floorplan Design " Proceedings of the 19th ACM/IEEE Design Automation Conference, Pages 261-267.
- [2]D. F. Wong and C. L. Liu (1986) " A New Algorithm for Floorplan Designs " Proceedings of the 23th ACM/IEEE Design Automation

Conference, Pages 101-107.

- [3]H. Murata, K. Fujiyoshi, S. Nakatake, and Y. Kajitani (1996) “ VLSI Module Placement Based on Rectangle-Packing by the Sequence – Pair ” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Volume 15, Issue 12, Pages 1518-1524.
- [4]S. Nakata, K. Fujiyoshi, H. Murata, and Y. Kajitani (1996) “ Module Placement Based on BSG-Structure and IC Layout Applications ” Proceedings of the 1996 IEEE/ACM International Conference on Computer-Aided Design, Pages 484-491.
- [5]P. N. Guo, C. K. Cheng, and T. Yoshimura (1999) “ An O-tree Representation of Non-Slicing Floorplan and Its Applications ” Proceedings of the 36th ACM/IEEE Design Automation Conference, Pages 268-273.
- [6]Y. C. Chang, Y. W. Chang, G. M. Wu, and S. W. Wu (2000) “ B*-Trees: A New Representation for Non-Slicing Floorplans ” Proceedings of the 37th ACM/IEEE Design Automation Conference, Pages 458-463.
- [7]X. Hong, G. Huang, Y. Cai, J. Gu, S. Dong, C. K. Cheng, and Jun Gu (2000) “ Corner Block List: An Effective and Efficient Topological Representation of Non-Slicing Floorplan ” Proceedings of the 2000 IEEE/ACM International Conference on Computer-Aided Design, Pages 8-12.
- [8]J. M. Lin and Y. W. Chang (2001) “ TCG: A Transitive Closure Graph-Based Representation for Non-Slicing Floorplans ” Proceeding of the 38th ACM/IEEE Design Automation Conference, Pages 764-769.
- [9]Peter G. Sassone and Sung K. Lim (2003) “ A Novel Geometric Algorithm for Fast Wire-Optimized Floorplanning ” Proceedings of the 2003 IEEE/ACM International Conference on Computer-Aided Design, Pages 74-80.
- [10]Y. Ma, S. Dong, X. Hong, Y. Cai, C. K. Cheng, and J. Gu (2001) “ VLSI Floorplanning with Boundary Constraints Based on Corner Block List ” Proceedings of Asia and South Pacific Design Automation Conference, Pages 509-514.
- [11]Y. Ma, X. Hong, S. Dong, Y. Cai, C. K. Cheng, and J. Gu (2001) “ A Compact Algorithm for Placement Design Using Corner Block List Representation ” Proceedings of the 4th ASIC Conference, Pages 146-149.
- [12]X. Tang and D. F. Wong (2002) “ Floorplanning with Alignment and Performance Constraints ” Proceedings of the 39th ACM/IEEE Design Automation Conference, Pages 848-853.
- [13]H. Xiang, X. Tang, and D. F. Wong (2003) “ Bus-Driven Floorplanning ” Proceedings of the 2003 IEEE/ACM International Conference on Computer-Aided Design, Pages 66-73.
- [14]S. Zhou, S. Dong, C. K. Cheng and J. Gu (2001) “ ECBL: an extended corner block list with solution space including optimum placement ” Proceedings of the 2001 international symposium on Physical design Conference. Pages 150 – 155.
- [15]J. Cong and M. Sarrafzadeh (2000) “ Incremental Physical Design ” Proceedings of International Symposium on Physical Design.
- [16]S. Liao and M. A. Lopez (2001) “ Constrained Polygon Transformations for Incremental Floorplanning ” ACM Transactions on Design Automations of Electronic Systems Vol.6. No.3, Pages 332-342.
- [17]Y. Liu, H. Yang and R. Luo (2003) “ An Incremental Floorplanner Based on Genetic Algorithm ” Proceedings of 5th International Conference on ASCI Vol.1, Pages 331-334.
- [18]Y. Liu, H. Yang, R. Luo and H. Wang (2003) “ A Hierarchical Approach for Incremental Floorplan Based on Genetic Algorithms ” Lecture Notes in Computer Science Vol.3612, Pages 219-224.
- [19]L. Yang, Y. Ma, X. Hong, S. Dong and Q. Zhou (2005) “ An Incremental Algorithm for Non-Slicing Floorplan Based on Corner Block List Representation ” Chinese Journal of Semiconductors Vol.26 No.12, Pages 2335-2343
- [20]吳彬玄、程仲勝 (2002) “ 降低電磁干擾之後置平面規劃器 ” Proceedings of the 2002 Taiwan Electromagnetic Compatibility Conference, Pages 172-175.
- [21]吳彬玄、習存榮、程仲勝 (2003) “ 考慮電磁相容之超大型積體電路平面規劃之研究 ” Proceedings of the 2003 Taiwan Electromagnetic Compatibility Conference, Pages 78-83.