# SW-Log-MAP Turbo Code Decoder with Asymmetric Length Sliding Window

## 周漢賓、林仁勇

E-mail: 9606934@mail.dyu.edu.tw

#### **ABSTRACT**

In this thesis, we propose a novel structure of Turbo code decoders used in 3GPP systems. Based on the SW-Log-MAP technology, the initial values of the backward state metric are estimated by the forward state metric. In order to further increase the accuracy of the estimated initial values, different-length windows for the backward and forward metrics are adopted. The simulation results show that the correctness of initial values and asymmetric length sliding windows (SW) can improve the performance of the turbo code decoder. Although the length of the SW is decreased by 50%, the bit error rate doesn 't increase. The decoding delay are lower 25% than that of conventional decoder structure. In addition, under the required BER of 3GPP, the number of iterations per frame is only three. This will increase the throughput of the turbo code decoder. In addition to the performance evaluation, the Turbo code decoder with the proposed hardware architecture is also implemented and verified by using Verilog HDL in this thesis. Comparing to the traditional Turbo code decoder hardware architecture, the size of M1 memory can be reduced about 29.2%. Furthermore, the required memory of the proposed SISO decoder is reduced about 46.6% than that total of the traditional SISO decoder. However, the required logic elements have increased by about 11.6%

Keywords: Turbo Code Decoder; SW-Log-MAP; Verilog HDL; 3GPP

#### Table of Contents

第一章 緒論1	1.1 研究背景	1 1.2 研究動機	及目的 3
1.3 論文各章提要7	第二章 渦輪碼的原理與架構	8 2.1 混	骨輪碼編碼器
8 2.1.1基本架構	8 2.1.2 遞迴系統	化迴旋編碼器9	2.2 渦輪碼解碼
器14 2.2.1基	本架構14	2.2.2 MAP演算法	
Log-MAP演算法19	2.2.4 SW-Log-MAP演算法	22 第三章 改良	式SW-Log-MAP解碼器架
構24 3.1 SW-Log-MAP架	構24 3.2	改良式SW-Log-MAP架構.	
後向狀態路徑初始值的選擇 31	3.2.2 後向狀態路徑2	Z視窗長度 33 3	.3 改良式SW-Log-MAP架構記
憶體用量比較 35 3.4 改良式SW	/-Log-MAP效能模擬	38 3.5 解碼延遲時間	比較44 第四章
改良式SW-Log-MAP解碼器硬體實現	46 4.1 資料位元數.	48 4	.2 LUT之設
計50 4.3 基本元	件設計52	4.3.1 分支路徑計算	P器BMC 52
4.3.2 前向狀態處理器FP5	4.3.3 後向狀態處	理器BP57	4.3.4 事後機率處理
器LLRP60 4.4 非對稱SW	/-Log-MAP SISO解碼器硬體	架構 62 4.4.1 i	記憶體讀寫控制器
62 4.4.2 資料處理控制器	65 4.4.3 記憶	意體M1的改良	71 4.5 Verilog HDL硬體模
擬驗證75 4.5.1 硬體	體解碼延遲時間80	4.5.2 硬體邏輯元	件數計算81 第五章
結論與未來發展83	5.1結論	83 5.2未來發展	84 參考文
獻			

### **REFERENCES**

- [1] J. Viterbi, <sup>r</sup> An intuitive justification and a simplified implementation of the MAP decoder for convolutional codes, J. IEEE Journal on Selected Areas in Communications, vol. 16, pp. 260-264, Feb. 1998.
- [2] C. E. Shannon, 「A mathematical theory of communications—Part I, 」 Bell System Technology Journal, vol. 27, pp. 379-423, 1948.
- [3] C. E. Shannon, 「A mathematical theory of communications—Part II, 」Bell System Technology Journal, vol. 27, pp. 623-656, 1948.
- [4] G. Berrou, A. Glavieux and P. Thitmajshima, F Near Shannon limit error-correcting coding: turbo codes, J in Proceeding of the IEEE International Conference Communications, pp. 1064-1070, 23-26 May. 1993.
- [5] G. Masera, G. Piccinini, M. R. Roch, and M. Zamboni, VLSI architectures for turbo codes, IEEE Transactions on VLSI Systems, Issue 3, vol. 7, pp. 369-379, Sept. 1999.
- [6] H. Dawid and H. Meyr, FReal-time algorithms and VLSI architectures for soft output MAP convolutional decoding, J in Proceeding of The 6th IEEE International Symposium on Personal, Indoor and Mobile Radio Communications. Wireless: Merging onto the Information

Superhighway, vol. 1, pp. 193-197, 27-29 Sept. 1995.

- [7] J. A. Erfanian, S. Pasupathy and G. Gulak, J Reduced complexity symbol detectors with parallel structures for ISI channels, J IEEE Transactions on Communications, vol. 42, Issue 234, pp. 1661-1671, Feb.-Apr. 1994.
- [8] J. Hagenauer and P. Hoeher, 「A Viterbi algorithm with soft-decision outputs and its applications, 」 in Proceeding of the IEEE Global Telecommunications Conference and Exhibition, pp. 1680-1686, Nov. 1989.
- [9] L. R. Bahl, J. Cocke, F. Jelinek, and J. Raviv, Optimal decoding of linear codes for minimizing symbol error rate, J. IEEE Transactions on Information Theory, vol. 20, Issue 2, pp. 284-287, Mar. 1974.
- [10] M. H. Hsu and J. F. Huang, J. High performance and low complexity max-Log-MAP algorithm for FPGA turbo decode, J. in Proceeding of The 7th IEEE International Conference on Advanced Communications Technology, vol. 2, pp. 833-838, Feb. 2005.
- [11] P. Robertson, E. Villebrun, and P. Hoeher <sup>r</sup> A comparison of optimal and sub-optimal MAP decoding algorithms operating in the log domain, in Proceeding of IEEE International Conference on Communications, pp. 1009-1013, Jun. 1995.
- [12] W. T. Lee, S. H. Lin, C. C. Tsai, T. Y. Lee, and Y. S. Hwang, A new low-power turbo decoder using HDA-DHDD stopping iteration, J. in Proceeding of IEEE International Symposium on Circuits and Systems, vol. 2, pp. 1040-1043, May 2005.
- [13] D. Divsalar and F. Pollara, Turbo codes for deep-space communications, J JPL TDA Progress Report 42-120, Feb. 1995.
- [14] http://www.3gpp.org, 「3rd Generation Partnership Project (3GPP); technical specification group radio access network; multiplexing and channel coding (FDD),」3GPP TS 25.212v3.6.0, July 2001.
- [15] L. C Chu and D. Cheng, Operating point sensitivity study to turbo coded satellite communication systems, In Proceeding of IEEE Military Communications Conference, pp.1-7, Oct. 2006.
- [16] D. G. Daut and W. Ma, <sup>r</sup> A new design algorithm for integrated digital communications systems, <sub>J</sub> in Proceeding of IEEE International Symposium on Personal, Indoor and Mobile Radio Communications, vol. 2, pp. 586-591, Sept. 1998.
- [17] W. Koch and A. Baier, <sup>r</sup> Optimum and sub-optimum detection of coded data disturbed by time-varying intersymbol interference [applicable to digital mobile radio receivers], <sub>J</sub> in Proceeding of IEEE Global Telecommunications Conference and Exhibition. 'Communications: Connecting the Future', vol.3, pp.1679-1684, Dec. 1990.
- [18] J. A. Erfanian and S. Pasupathy, J. Low-complexity parallel-structure symbol by symbol detection for ISI channels, J. in Proceeding of IEEE Pacific Rim Conference on Communications, Computers and Signal Processing, pp.350-353, June 1989.
- [19] C. M. Wu, M. D. Shieh, C. H. Wu, Y. T. Hwang and J. H. Chen, VLSI architectural design tradeoffs for sliding-window Log-MAP decoders \_\_\_, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol.13, Issue 4, pp.439-447, Apr. 2005.
- [20] C. Bai, J. Jiang and P. Zhang, Simplified recursive structure for turbo decoder with Log-MAP algorithm in Proceeding of IEEE Vehicular Technology Conference, vol.2, pp.1012-1015, May 2002.
- [21] J. H. Han, A. T Erdogan and T. Arslan, <sup>r</sup> High speed max-Log-MAP turbo SISO decoder implementation using branch metric normalization <sub>J</sub> in Proceeding of IEEE Computer Society Annual Symposium on VLSI, pp.173-178, May 2005.