

非對稱長度移動視窗渦輪碼解碼器之研究

周漢賓、林仁勇

E-mail: 9606934@mail.dyu.edu.tw

摘要

在本論文中，我們提出新的實現符合3GPP規格的渦輪碼解碼器（Turbo Code Decoder）架構，採用以前向狀態路徑估測做為後向狀態路徑的初始值，並提出非對稱長度的移動視窗，以增加後向狀態路徑值的正確性來改善渦輪碼解碼器的性能。從模擬結果顯示初始值的使用及非對稱長度視窗的架構，可以有效的產生更可靠的後向狀態路徑初始值，雖然縮減基本架構解碼視窗長度50%，但仍然不會提升BER，反而降低解碼延遲時間25%。並且發現只需3次的遞迴（Iteration）就可將BER降至3GPP規格的範圍內，這將會大幅提升整個解碼器速度。在硬體方面，本論文以Verilog HDL來驗證硬體架構並實現非對稱長度移動視窗架構。除此之外，本論文也提出把分支路徑計算器（BMC）提前在記憶體M1儲存接收符元值時計算出，並將記憶體M1改儲存分支路徑值，可以減少記憶體M1約29.2%，對SISO解碼器可以減少整體使用的記憶體約46.6%，不過使用的邏輯元件數會增加約11.6%。整體而言，本論文提出的架構設計並不影響整個系統的複雜性，但可增快解碼速度，提供現今3GPP系統中的渦輪解碼器多一種高速且小面積的硬體設計選擇。

關鍵詞：渦輪碼解碼器；SW-Log-MAP；Verilog HDL；第三代行動電話

目錄

第一章 緒論.....	1	1.1 研究背景.....	1	1.2 研究動機及目的.....	3
1.3 論文各章提要.....	7	第二章 涡輪碼的原理與架構.....	8	2.1 涡輪碼編碼器.....	
8	2.1.1 基本架構.....	8	2.1.2 遞迴系統化迴旋編碼器.....	9	2.2 涡輪碼解碼
器.....	14	2.2.1 基本架構.....	14	2.2.2 MAP演算法.....	16
Log-MAP演算法.....	19	2.2.4 SW-Log-MAP演算法.....	22	第三章 改良式SW-Log-MAP解碼器架	2.2.3
24	3.1 SW-Log-MAP架構.....	24	3.2 改良式SW-Log-MAP架構.....	30	3.2.1
後向狀態路徑初始值的選擇.....	31	3.2.2 後向狀態路徑之視窗長度.....	33	3.3 改良式SW-Log-MAP架構記	
憶體用量比較.....	35	3.4 改良式SW-Log-MAP效能模擬.....	38	3.5 解碼延遲時間比較.....	44
改良式SW-Log-MAP解碼器硬體實現.....	46	4.1 資料位元數.....	48	第四章	
計.....	50	4.2 LUT之設			
4.3 基本元件設計.....	52	4.3.1 分支路徑計算器BMC.....	52		
4.3.2 前向狀態處理器FP.....	54	4.3.3 後向狀態處理器BP.....	57	4.3.4 事後機率處理	
器LLRP.....	60	4.4 非對稱SW-Log-MAP SISO解碼器硬體架構.....	62	4.4.1 記憶體讀寫控制器.....	
62	4.4.2 資料處理控制器.....	65	4.4.3 記憶體M1的改良.....	71	第五章
75	4.5.1 硬體解碼延遲時間.....	80	4.5.2 硬體邏輯元件數計算.....	81	
結論與未來發展.....	83	5.1 結論.....	83	5.2 未來發展.....	
85					84 參考文獻

參考文獻

- [1] J. Viterbi, 「An intuitive justification and a simplified implementation of the MAP decoder for convolutional codes,」 IEEE Journal on Selected Areas in Communications, vol. 16, pp. 260-264, Feb. 1998.
- [2] C. E. Shannon, 「A mathematical theory of communications—Part I,」 Bell System Technology Journal, vol. 27, pp. 379-423, 1948.
- [3] C. E. Shannon, 「A mathematical theory of communications—Part II,」 Bell System Technology Journal, vol. 27, pp. 623-656, 1948.
- [4] G. Berrou, A. Glavieux and P. Thitimajshima, 「Near Shannon limit error-correcting coding: turbo codes,」 in Proceeding of the IEEE International Conference Communications, pp. 1064-1070, 23-26 May. 1993.
- [5] G. Masera, G. Piccinini, M. R. Roch, and M. Zamboni, 「VLSI architectures for turbo codes,」 IEEE Transactions on VLSI Systems, Issue 3, vol. 7, pp. 369-379, Sept. 1999.
- [6] H. Dawid and H. Meyr, 「Real-time algorithms and VLSI architectures for soft output MAP convolutional decoding,」 in Proceeding of The 6th IEEE International Symposium on Personal, Indoor and Mobile Radio Communications. Wireless: Merging onto the Information Superhighway, vol. 1, pp. 193-197, 27-29 Sept. 1995.
- [7] J. A. Erfanian, S. Pasupathy and G. Gulak, 「Reduced complexity symbol detectors with parallel structures for ISI channels,」 IEEE

- Transactions on Communications, vol. 42, Issue 234, pp. 1661-1671, Feb.-Apr. 1994.
- [8] J. Hagenauer and P. Hoeher, 「A Viterbi algorithm with soft-decision outputs and its applications,」 in Proceeding of the IEEE Global Telecommunications Conference and Exhibition, pp. 1680-1686, Nov. 1989.
- [9] L. R. Bahl, J. Cocke, F. Jelinek, and J. Raviv, 「Optimal decoding of linear codes for minimizing symbol error rate,」 IEEE Transactions on Information Theory, vol. 20, Issue 2, pp .284-287, Mar. 1974.
- [10] M. H. Hsu and J. F. Huang, 「High performance and low complexity max-Log-MAP algorithm for FPGA turbo decode,」 in Proceeding of The 7th IEEE International Conference on Advanced Communications Technology, vol. 2, pp. 833-838, Feb. 2005.
- [11] P. Robertson, E. Villebrun, and P. Hoeher 「A comparison of optimal and sub-optimal MAP decoding algorithms operating in the log domain,」 in Proceeding of IEEE International Conference on Communications, pp. 1009-1013, Jun. 1995.
- [12] W. T. Lee, S. H. Lin, C. C. Tsai, T. Y. Lee, and Y. S. Hwang, 「A new low-power turbo decoder using HDA-DHDD stopping iteration,」 in Proceeding of IEEE International Symposium on Circuits and Systems, vol. 2, pp. 1040-1043, May 2005.
- [13] D. Divsalar and F. Pollara, 「Turbo codes for deep-space communications,」 JPL TDA Progress Report 42-120, Feb. 1995.
- [14] <http://www.3gpp.org>, 「3rd Generation Partnership Project (3GPP) ; technical specification group radio access network ; multiplexing and channel coding (FDD),」 3GPP TS 25.212v3.6.0, July 2001.
- [15] L. C Chu and D. Cheng, 「Operating point sensitivity study to turbo coded satellite communication systems,」 in Proceeding of IEEE Military Communications Conference, pp.1-7, Oct. 2006.
- [16] D. G. Daut and W. Ma, 「A new design algorithm for integrated digital communications systems,」 in Proceeding of IEEE International Symposium on Personal, Indoor and Mobile Radio Communications, vol. 2, pp. 586-591, Sept. 1998.
- [17] W. Koch and A. Baier, 「Optimum and sub-optimum detection of coded data disturbed by time-varying intersymbol interference [applicable to digital mobile radio receivers],」 in Proceeding of IEEE Global Telecommunications Conference and Exhibition. 'Communications: Connecting the Future', vol.3, pp.1679-1684, Dec. 1990.
- [18] J. A. Erfanian and S. Pasupathy, 「Low-complexity parallel-structure symbol by symbol detection for ISI channels,」 in Proceeding of IEEE Pacific Rim Conference on Communications, Computers and Signal Processing, pp.350-353, June 1989.
- [19] C. M. Wu, M. D. Shieh, C. H. Wu, Y. T. Hwang and J. H. Chen, 「VLSI architectural design tradeoffs for sliding-window Log-MAP decoders」, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol.13, Issue 4, pp.439-447, Apr. 2005.
- [20] C. Bai, J. Jiang and P. Zhang, 「Simplified recursive structure for turbo decoder with Log-MAP algorithm」 in Proceeding of IEEE Vehicular Technology Conference, vol.2, pp.1012-1015, May 2002.
- [21] J. H. Han, A. T Erdogan and T. Arslan, 「High speed max-Log-MAP turbo SISO decoder implementation using branch metric normalization」 in Proceeding of IEEE Computer Society Annual Symposium on VLSI, pp.173-178, May 2005.