

# 倒傳遞類神經微處理器之超大型積體電路佈局

李健銘、李世鴻、陳慶順、陳木松

E-mail: 9510653@mail.dyu.edu.tw

## 摘要

本研究利用Verilog硬體描述語言(Hardware Description Language, HDL)和演算法狀態機制 (Algorithmic State Machine, ASM)發展一個內嵌一階倒傳遞類神經網路(First-Order Backpropagation Neural Network)似MIPS架構之32位元精簡指令集處理器核心，進行行為模式設計，並配合SynaptiCAD模擬與Xilinx FPGA晶片軟體合成，最後並完成台積電0.18微米製程的超大型積體電路佈局設計。

關鍵詞：MIPS、ASM、Verilog、Back-propagation Neural Network

## 目錄

封面內頁 簽名頁 授權書.....	iii	中文摘要.....	iv	英文摘要.....	v
謝.....	vi	目錄.....	vii	圖目錄.....	ix
表目錄.....	xi	第一章 緒論 1.1研究動機.....	1	1.2研究目的.....	2
第二章 微處理器 2.1基本要素.....	3	2.2精簡指令集電腦.....	5	2.3 MIPS CPU.....	6
2.4 MIPS指令表示法.....	8	2.5演算法狀態機.....	11	第三章 類神經網路 3.1類神經網路簡介.....	14
3.2類神經網路神經元構造及數學模型.....	15	3.3倒傳遞類神經網路的運作.....	19	3.4倒傳遞類神經網路公式推導.....	21
3.5類神經網路應用層面介紹.....	24	第四章 結果與討論 4.1似MIPS CPU程式轉換.....	26	4.2浮點數運算、自然指數運算單元.....	30
4.3類神經網路測試範例以及結果.....	37	4.4 Neuro-Microprocessor.....	43	4.5 Cadence積體電路佈局.....	44
第五章 結論與建議.....	52	參考文獻.....	54	附錄.....	57

## 參考文獻

- [1] www.doe.carleton.ca/~pavan/courses/resources-elec3500/verilog1\_notes.pdf [2] Werbos, P. J., Beyond regression: New tools for prediction and analysis in the behavioral sciences. Ph.D. Thesis, Harvard University, 1974.
- [3] Werbos, P. J., Advanced forecasting methods for global crisis warning and models of intelligence. Gen. Syst. 1977, 22, 25-38.
- [4] Werbos, P. J., Generalization of back-propagation with application to a recurrent gas market model. Neural Networks 1988, 1, 339-356.
- [5] Rumelhart, D. E., Hinton, G. E. & Williams, R. J., in Parallel Distributed Processing: Explorations in the Microstructure of Cognition. Vol. 1: Foundations (eds. Rumelhart, D. E. & McClelland, J. L.) 318-362 (MIT, Cambridge, 1986) [6] Mark Gordon Arnold, " Verilog Digital Computer Design: Algorithms into Hardware ", Prentice Hall PTR, 1999, Chap. 8, pp. 277-353.
- [7] Mark Holland, " Harnessing FPGAs for Computer Architecture Education ", University of Washington, 2002.
- [8] David A. Patterson & John L. Hennessy, " Computer Organization & Design: The Hardware/Software Interface ", Morgan Kaufmann, December 1997. -54- [9] MIPS Technologies Inc., " Introduction to the MIPS32 Architecture ", MIPS Technologies, Inc.
- [10] Kab Joo Lee; " Fault sensitivity analysis of a 32-bit RISC microprocessor ", VLSI and CAD, ICVC '99. 6th International Conference, 1999, pp. 529-532 [11] David A. Patterson & John L. Hennessy, " Computer Organization & Design: The Hardware/Software Interface ", 2nd Edition Published by Morgan Kaufmann, Dec. 1997, Chap. 3, pp. 3-1 to 3-113.
- [12] " Introduction to the MIPS32 Architecture ", MIPS Technologies Inc., 2001.
- [13] " MIPS32TM Architecture For Programmers Volume I: Introduction to the MIPS32TM Architecture ", MIPS Technologies Inc., March 2001.
- [14] William Stallings, " Reduced Instruction Set Computer Architecture ", Proceedings of the IEEE, Vol. 76, No. 1, Jan. 1988, pp. 38-55.
- [15] Mark Gordon Arnold, " Verilog Digital Computer Design: Algorithms into Hardware ", Prentice Hall PTR, 1999, Chap. 2, pp. 7-63.
- [16] Ilya Levin, Vladimir Sinelnikov and Mark Karpovsky, " Synthesis of ASM-based Self Checking Controllers ", IEEE, 2001, pp. 87-93.
- [17] 王進德、蕭大全 (民92), 類神經網路與模糊控制理論入門, 全華科技圖書股份有限公司, 台北市. -55- [18] 林昇甫、洪成安 (民82), 神經網路入門與圖辨識, 全華科技圖書股份有限公司, 台北市.
- [19] A. K. Rigler, J. M. Irvine and T. P. Vogl, "Rescaling of variables in backpropagation learning," Neural Networks, vol. 4, no. 2, pp. 225 --229, 1991.
- [20] S. Grossberg, E. Mingolla, and D. Todovoric, "A neural network architecture for preattentive vision," IEEE Trans. Biomed. Eng., 36:65--83,

- 1989 [21] Barnard, E., "Optimization for training neural nets," IEEE Trans. Neural Network, vol. 3, pp. 232 --240, Mar. 1992 [22] Hagan, M.T. and Menhaj, M.B., "Training feedforward networks with the Marquardt algorithm," IEEE Trans. Neural Network, vol. 5, pp. 989 --993, Nov. 1994 [23] Pei-Yih Ting and Iltis, R.A., "Diffusion network architectures for implementation of Gibbs samplers with applications to assignment problems," IEEE Trans. Neural Network, vol. 5, pp. 622 --638, July 1994 [24] 曾榮鴻, 莊季高 (民91), 碩士論文, 類神經網路應用於數字識別之分析與比較, 國立海洋大學。
- [25] 曾憲輝 (民89), 碩士論文, 以雙向聯想記憶網路為設計基礎之智慧晶片, 逢甲大學。
- [26] 葉怡成, 應用類神經網路(民88), 儒林圖書有限公司, 台北市。
- [27] 林柏宏(民91), 碩士論文, 類神經網路應用於雙相氣泡流相傳遞特性之即時決定, 大葉大學。