

高速平行處理架構之循環冗餘檢查碼電路

張力元、胡大湘；洪進華

E-mail: 9501987@mail.dyu.edu.tw

摘要

在目前科技日新月異之下，資料的傳輸也愈來愈快，傳輸上的錯誤也會一直不斷的發生。錯誤控制編碼(Error control Coding)，在對於處理資料傳輸上的錯誤是一種非常有用的方法，並且被廣泛的使用在資料通訊傳輸上及儲存系統上。錯誤控制編碼可以確保我們在接收資料時的正確性，也可以用在測試積體電路以及邏輯電路的錯誤。本論文是針對Burst Error、Serial CRC改錯電路作Parallel之運算，改善其架構，輸入資料以平行輸入之方式，利用組合電路，計算其Syndrome，以及Error pattern，改錯部分也是以平行處理的方式計算。將設計好之Fire Code Decoder電路download至FPGA實驗板，利用電腦端RS232傳輸，將其資料傳送至FPGA，等待FPGA端計算完成之後傳送至電腦端看其更正結果。

關鍵詞：改錯碼、循環檢測碼、Parallel CRC、LFSR、VLSI、digital logic、Error Control Coding

目錄

目錄 封面內頁 簽名頁 授權書	iii	中文摘要	
. iv 英文摘要		v 誌謝	
. vi 目錄		vii 圖目錄	
. x 表目錄			
. xii 第一章 緒論		1 1.1 資料的傳輸與儲存系統	2 1.2
歷史背景	3	1.3 研究動機	4 1.4 論文組織
. 5 第二章 數學背景		6 2.1代數介紹	
. 6 2.1.1 Group(群組)		6 2.1.2 Field(場)	
. 7 2.1.3 二進位運算		8 2.2線性區塊碼(Linear Block Codes)	
. 10 2.2.1 Linear Systematic Block		11 2.2.2 Syndrome and Error Detection	13 2.3 循
環碼(Cyclic Codes)	18	2.3.1 循環碼之編碼	22 2.3.2 Syndrome
Computation	23	2.3.3 錯誤偵測能力	23 2.4 循環冗於檢查碼計算
. 26 2.4.1 用硬體實現CRC演算法電路		29 2.4.2 常用的CRC Polynomial	
. 29 2.5 Burst Error Correction Codes		30 2.5.1 Single-Burst-Error Correcting Codes	
. 31 2.5.2 Fire Code		33 第三章 平行處理架構Fire Code解碼器	
36 3.1 平行架構		36 3.2 Syndrome Computation	37 3.3
Parallel Syndrome Computation	40	3.4 Parallel Error Pattern Computation	46 第四章 FPGA硬體電
路實現	50	4.1 Syndrome Generator電路	50 4.2 Parallel Syndrome
Decoder電路	51	4.2.1 Error Pattern Generator	52 4.3 FPGA電路架構
. 55 4.3.1電腦端傳送介面		59 4.3.2邏輯分析儀量測	
. 64 第五章 結論與討論		67 參考文獻	
. 68 圖目錄 圖1-1典型資料傳輸與儲存系統方塊圖		1 圖1-2 CRC的產生及檢查	
. 4 圖2-1 Systematic format of a code word		11 圖2-2 Encoding circuit for a	
linear systematic code	13	圖2-3 Syndrome circuit for a linear systematic code	17 圖2-4 Encoding circuit for an
cyclic code with the generator	22	圖2-5 An stage syndrome circuit	23 圖2-6 LFSR CRC Circuit
. 29 圖2-7 An error-trapping decoder for burst error correcting codes		33 圖2-8	
Error-trapping decoder for the (279,265) Fire Code.	35	圖3-1 General parallel decoder for a linear block	
. 36 圖3-2 Parallel Fire Code decoder電路架構		37 圖3-3 Structure of Parallel CRC	
. 38 圖3-4 CRC Description		38 圖3-5 Structure of LFSR	
. 39 圖3-6 An Example of LFSR		40 圖3-7 Received Word divided	
into M frames	47	圖4-1 Parallel CRC 4 Circuit	50 圖4-2 Parallel
CRC architecture	51	圖4-3 Syndrome Decoder電路	52
圖4-4 Syndrome Decoder	53	圖4-5 Frame3 Burst Error Generator	
. 53 圖4-6 Burst Error Detector		54 圖4-7 Burst Error Corrector	

54	圖4-8 FPGA Prototyping	55	圖4-9 FPGA 內部電路架構
55	圖4-10 FPGA 詳細內部電路架構	56	圖4-11 RS232 腳位圖
56	圖4-12 UART 串列傳輸	57	圖4-13 取樣訊號圖
58	圖4-14 電腦傳送端介面程式	59	圖4-15 Fire code Encoder 介面程式
60	圖4-16 Fire code Decoder 介面程式	61	圖4-18 模擬波形
62	圖4-17 Fire code Corrected 介面程式	62	圖4-19 QUARTUS II Compilation Report
63	圖4-21 FPGA 量測平台	64	圖4-22 第一組Codeword 錯誤Frame量測波形
65	圖4-23 第二組Codeword 錯誤Frame量測波形	65	圖4-24 第三組Codeword 錯誤Frame量測波形
66	表目錄 表1-1 Type of Error Correcting Codes	9	表2-1 Modulo-2 addition
9	表3-1 Syndrome Error Correction or Detection	50	表4-1 UART 腳位說明
57	表4-2 Fire Code Decoder 串並列傳輸速度面積比較	63	

參考文獻

- 參考文獻 [1] G. Umanesan, E. Fujiwara, " Parallel Decoding Cyclic Burst Error Correcting Codes, " Computers, IEEE Transactions, Vol. 54, NO. 1, Jun. 2005.
- [2] G. Campbello, G. Patance, M. Russo, " Parallel CRC realization, " Computers, IEEE Transactions, Vol. 52, Issue. 10, pp.1312-1319, Oct. 2003.
- [3] S. Lin and D. J. Costello, Jr, " Error Control Coding: Fundamentals and Applications, " Prentice-Hall, Inc., 1983.
- [4] Doering, A. Waldvogel, M. " Fast and flexible CRC calculation, " Electronic Letters, Vol. 40, Issue. 1, pp. 10-11, 8, Jun. 2004.
- [5] Koopman, P. Chakravarty, T. " Cyclic redundancy code (CRC) polynomial selection for embedded networks, " Dependable Systems and Networks, 2004 International Conference, 28 June-1, pp. 145-154, July 2004.
- [6] T. Henriksson, L. Dake, " Implementation of fast CRC calculation, " Design Automation Conference, 2003 Proceedings of the ASP-DAC 2003. Asia and South Pacific, pp. 563-564, 21-24. Jan. 2003.
- [7] M. Sparachmann, " Automatic generation of parallel CRC circuit, " Electronics, Circuits and Systems, 2001. ICECS 2001. The 8th IEEE International Conference, Vol. 3, pp.1215-1218, 2-5 Sept. 2001.
- [8] J.H. Derby, " High-speed CRC computation using state-space transformations, " Global Telecommunications Conference, 2001. GLOBECOM '01. IEEE, Vol. 1, pp.166-170, 25-29 Nov. 2001.
- [9] F. Monteriro, A. Dandache, A. M ' Sir, B. Lepely, " A polynomial division pipelined architecture for CRC error detecting codes, " Microelectronics, 2001. ICM 2001 Proceedings. The 13th International Conference, pp. 133-136, 29-31 Oct. 2001.
- [10] F. Monteiro, A. Dandache, A. M ' sir, B. Lepely, " A fast CRC implementation on FPGA using a pipelined architecture for the polynomial division, " Electronics, Circuits and Systems, 2001. ICECS 2001. The 8th IEEE International Conference, Vol. 3, pp. 1231-1234, 2-5 Sept. 2001.
- [11] S.M. Joshi, P.K. Dubey, M.A. Kaplan, " A new parallel algorithm for CRC generation, " Communications, 2000. ICC 2000. 2000 IEEE International Conference, Vol. 3, pp. 1764-1768, 18-22 June. 2000.
- [12] R.F. Hobson, K.L. Cheung, " A high-performance CMOS 32-bit parallel CRC engine, " Solid-State Circuits, IEEE Journal, Vol. 34, Issue. 2, pp. 233-235, Feb. 1999.
- [13] S.M. Sait, W. Hassan, " Hardware design and VLSI implementation of a byte-wise CRC generator chip, " Consumer Electronics, IEEE Transactions, Vol. 41, Issue. 1, pp. 195-200, Feb. 1995.
- [14] R.J. Glaise, X. Jacquart, " Fast CRC calculation, " Computer Design: VLSI in Computers and Processors, 1993. ICCD '93. Proceedings., 1993 IEEE International Conference, pp. 602-605, 3-6 Oct. 1993.
- [15] T.B. Pei, C. Zukowski, " High-speed parallel CRC circuits in VLSI, " Communications, IEEE Transactions, Vol. 40, Issue. 4, pp. 653-657, April. 1992.
- [16] G. Albertengo, R. Sisto, " Parallel CRC generation, " Micro, IEEE, Vol. 10, Issue. 5, pp. 63-71. Oct. 1990.
- [17] T.V. Ramabadrán, S.S. Gaitonde, " A tutorial on CRC computations " , Micro, IEEE, Vol. 8, Issue. 4, pp. 62-75, Aug. 1998.