

The ESD Protection Design of Lateral DMOSFETs

陳銘輝、陳勝利、陳勳祥、陳昭翰

E-mail: 9500953@mail.dyu.edu.tw

ABSTRACT

In recent years, many electric systems, such as automatic electronics, power switches, power rectifiers, and display drivers, have widely used power MOSFETs. In the future, the electric industry will develop power MOSFETs into high voltage, high current, and high speed switch modules. However, the problems of ESD still exist and are even more serious than intelligent circuit in low voltage process. Because electrical static discharge (ESD) problems are getting more and more serious, design of traditional ESD devices mostly utilizes trial and error, experimental measurements, or equal circuit simulations with SPICE to acquire proper protection devices. This research used computer simulation software TSUPREM-4 and MEDICI to simulate and improve the electrical property of device and to design a set of ESD protection circuits. Besides, this study also used the comparison results of the SCR layout parameters to make the electrical property of device performance meet the Design Window range and to reach the optimum of the ESD protection.

Keywords : LDMOS ; SCR ; TSUPREM-4 ; MEDICI ; ESD

Table of Contents

封面內頁 簽名頁 授權書	iii	中文摘要	iii
. iv	英文摘要	v	誌謝
. vi	目錄	vii	圖目錄
. x	表目錄	xiii	第一章 緒論
1	1.1 簡介	1	1.2 論文架構
2	第二章 LDMOS功率元件	3	2.1 功率LDMOS 電晶體結構
3	2.2 LDMOS元件操作原理	4	2.3 元件崩潰的原理
5	2.4 LDMOS抗ESD能力	6	第三章 ESD保護元件及設計方法
8	3.1 靜電放電問題	8	3.2 防護元件之選用
11	3.4 矽控閘流體(SCR)	13	3.5 LDMOS ESD保護設計
17	3.6 元件模擬	18	3.7 元件模擬工具
19	3.8 保護元件Design Window	20	第四章 功率元件LDMOS及SCR製作
21	4.1 元件結構模擬	21	4.2 LDMOS製程模擬
21	4.3 SCR製程模擬	28	第五章 LDMOS電性分析
30	5.1 LDMOS結構參數設定	30	5.2 調變通道長度A
37	5.4 LDMOS 基本電性及Latch up考量	39	5.3 調變延伸汲極長度B
45	6.1 SCR結構參數設定	45	6.1.1 SCR等效電路
46	6.2 固定陽極P+至LV-PWell邊緣的距離	46	6.2.1 SCR1515分析
49	6.2.2 SCR1550分析	53	6.3 固定LV-PWell邊緣至陰極N+的距離
57	6.4 SCR 保持電壓分析	60	第七章 結論
64	參考文獻	65	

REFERENCES

- [1] Ming-Dou Ker, Kun-Hsien Lin, " Double Snapback Characteristics in High-Voltage nMOSFETs and the Impact to On-Chip ESD Protection Design " , IEEE ELECTRON DEVICE LETTERS, VOL. 25, NO. 9, Sept. 2004.
- [2] G. Bertrand, C. Delage, M. Bafleur, N. Nolhier, J. Dorkel, Q. Nguyen, N. Mauran, D. Tremouilles, and P. Perdu, " Analysis and compact modeling of a vertical grounded-base n-p-n bipolar transistor used as ESD protection in a smart-power technology, " IEEE J. Solid-State Circuits, vol. 36, pp. 1373 – 1381, Dec. 2001.
- [3] B. Fankhauser, B. Deutschmann, " Using Device Simulations to Optimize ESD Protection Circuits " ,IEEE International Symposium Electromagnetic Compatibility, Vol. 3, pp.963 – 968, Aug. 2004.

- [4] A. Concannon, V.a. Vashchenko, P. Hopper and M. Ter Beek, " ESD Protection of double-diffusion Devices in Submicron CMOS Processes " ,Solid-State Device Research conference, Proceeding of the 34th European ,pp.261 – 264 , Sept. 2004.
- [5] 柯明道, " ESD Protection in CMOS IC ' s " ,中華民國靜電放電學會,1998.
- [6] A. Amerasekera and C. Duvvury, " ESD in Silicon Integrated Circuits. 2nd ed. " , New York: Wiley, 2002.
- [7] M. D. Ker, C.Y. Chang, " ESD protection design for CMOS RF integrated circuits using polysilicon diodes " ,IEEE Microelectronics Reliability 42th, pp.863-872 2002.
- [8] Harald Gossner, " ESD protection for the deep sub micron regime – a challenge for design Methodology " , IEEE Proceedings of the 17th International Conference on VLSI Design ,pp.809-818, 2004.
- [9] Charvaka Duvvury, Fred Carvajal, Clif Jones, and David Briggs, " Lateral DMOS design for ESD robustness " , IEEE IEDM, pp.97-375, 1997.
- [10] 王志恆, " 利用TCAD軟體驗證ESD保護電路 " ,高速計算世界季刊,pp.20-25 ,1996.
- [11] TSUPREM-4 User Manual, Ver. 2002.4, Synopsys, Inc., 2002.
- [12] MEDICI User Manual, Ver. 2002.4, Synopsys, Inc., 2002.
- [13] Nitin Mohan Anil Kumar, " ESD Protection design Methodology in deep sub-micron CMOS technologies " ,Project Report, Course E&CE 730(Topic 9) VLSI Quality, Reliability and Yield Engineering, Winter 2003.
- [14] 莊達人編著, " VLSI 製造技術 " ,高立圖書,第三版 1997.
- [15] 原著/James D. Plummer,Michael D. Deal, Peter B. Griffin, 譯者/羅正忠,李嘉平,鄭湘原, " 半導體工程-先進製程與模擬 " 培生教育出版,2002.
- [16] V. De Heyn, G. Groeseneken, B. Keppens, M. Natarajan, L. Vacaresse and G. Gallopyn, " Design And Analysis of New Protection Structures for Smart Power Technology with Controlled Trigger and Holding Voltage " ,IEEE 01CH37167.39th Annual international Reliability Physics Symposium,Orlando,Florida,2001.
- [17] A.W. Ludikhuizen, M. Slotboom, A. Nezar, N. Nowlin, R. Brock, " Analysis of hot-carrier-induced degradation and snapback in submicron 50 V lateral MOS transistors " , IEEE International Symposium ,Power Semiconductor Devices and IC's, pp.53 – 56, May 1997.