Development of a MIPS-like Microcontroller

劉俊佑、陳慶順

E-mail: 9419998@mail.dyu.edu.tw

ABSTRACT

This study develops a 32-bits RISC microcontroller embedded with MIPS like architecture by using Verilog HDL. The developed micro-controller is designed through behavioral, mixed and structural stage. Design work in behavioral stage is implemented by using the FPGA chip and verified by an application circuit. Behavioral, mixed and structural designs are further scrutinized by simulation also to complete this work.

Keywords : Verilog、MIPS、FPGA、Behavioral、Mixed、 Structural

Table of Contents

REFERENCES

[1] M. G. Arnold T.A. Bailey J.R. Cowles J.J. GupalF.N.,“ Behavior to Structure: Using Verilog and In－Circuit Emulation to Teach How An AlgorithmBecomes Hardware ”, Engineer, IEEE, VerilogHDL Conference, p19-28, 1995.

[2] Mark Gordon Arnold, Verilog Digital ComputerDesign Algorithms into Hardware, 2001.

[3] Mark HollandA, Harnessing FPGAs for ComputerArchitecture Education, ACM/SIGDAInternational Symposium on Field ProgrammableGate Arrays – FPGA, 2002.

[4] Tyson S. Hall,“ System-on-a-Programmable-ChipDevelopment Platforms in the Classroom ”, IEEEGeorgia Institute of Technology, Atlanta, GA30332—0250, 2003.

[5] Xiao Li, ”VLSI implementation of a highperformance32-bit RISC microprocessor ”, IEEE2002 Communications, Circuits and Systems andWest Sino Expositions, 2002.

[6] David A. Patterson & John L.Hennessy, ComputerOrganization & Design The Hardware /SoftwareInterface, Morgan Kaufmann, December 1997.

[7]何忠誠，FPGA在主動電力濾波器控制器之設計與製作，國立雲林科技大學，碩士論文，2001。

[8]楊溢棋，以FPGA實現PID模糊控制晶片之設計，大葉大學，碩士論文，2002。 -77- [9] Bobda, C., Steenbock, N.,“ A rapid prototyping environment for distributed reconfigurable systems ”, Proceedings. 13th IEEE International Workshop on Rapid System Prototyping, P153 – 158, 2002.

[10]Michael Gschwind, ” FPGA prototyping of a RISC processor core for embedded applications ”, Very Large Scale Integration (VLSI) Systems, IEEE Transactions on, p241-250, 2001.

[11]James R. Larus“ SPIM S20: A MIPS R2000 Simulator ”, Computer Sciences Department, University of Wisconsin Madison, USA.1990-1997.

[12]Yu-Tsang Chang, Yu-Te Chou, Wei-Chang Tsai, Jiann-Jenn Wang, Chen-Yi Lee,“ FPGA education and research activities in Taiwan ”, Proceedings. IEEE International Conference on Field-Programmable Technology, p445-448, 2002.
[13]Ligthart, M.,“ Logic synthesis for programmable logic design ”, WESCON/94. 'Idea/Microelectronics'. Conference Record, p581-586, 1994.
[14]Anders Wallander,“ A VHDL Implementation of a MIPS ”, Department of Computer Science and Electrical Engineering, Lule]Kab Joo Lee;“ Fault sensitivity analysis of a 32-bit RISC microprocessor ”, VLSI and CAD, ICVC '99. 6th International Conference, 1999, pp. 529-532.
[15]David A. Patterson & John L. Hennessy,“ Computer Organization & Design: The Hardware/Software Interface ”, 2nd Edition Published by Morgan Kaufmann, Dec. 1997, Chap. 3, pp. 3-1 to 3-113.
[16]Mark Gordon Arnold,“ Verilog Digital Computer Design: Algorithms into Hardware ”, Prentice Hall PTR, 1999, Chap. 2, pp. 7-63.
[17]Ilya Levin, Vladimir Sinelnikov and Mark Karpovsky,“ Synthesis of ASM-based Self Checking Controllers ”, IEEE, 2001, pp. 87-93.
[18]鍾明政, 吳金勇,“ Xilinx FPGA數位邏輯設計 ”, 長高電腦圖書, 2002, Chap. 1, pp. 1-1 to 1-19.
[19]Kiran Bondalapati and Viktor K. Prasanna,“ Reconfigurable Computing Systems ”, IEEE Transaction on VLSI System, Sep. 1996.
[20]唐佩忠,“ VHDL與數位邏輯設計 ”, 高立圖書, 1999, 附錄A, pp. A-1 to A-12.
[21]胡振華,“ VHDL與FPGA設計 ”, 全華科技圖書, 2001, pp. 1-3.
[22]Surin Kittitornkun and Charles R. Kime“ FPGA Design Tutorial ”, Digital Engineering Laboratory, 2001.
[23]鍾明政、吳金勇,“ Xilinx FPGA數位邏輯設計 ”, 長高電腦圖書, 2002, Chap. 2, pp. 2-1 to 2-94.
[24]張銓淵、江文啟、黃英叡、黃稚存,“ Verilog硬體描述語言 ”,全華出版社,2002