

發展運用似MIPS架構之微控制器

劉俊佑、陳慶順

E-mail: 9419998@mail.dyu.edu.tw

摘要

本研究利用Verilog硬體描述語言(Hardware Description Language, HDL)發展似MIPS架構之32位元精簡指令集微控制器RISC，研發過程以Behavioral，Mixed及Structural三階段型式進行。Behavioral設計階段於現場可程式化閘陣列(Field Programmable Gate Array, FPGA)上實現並以應用電路驗證，且Behavioral，Mixed及Structural不同設計階段結果也運用模擬方式加以進一步驗證。

關鍵詞：精簡指令集微控制器、硬體描述語言

目錄

第一章 緒論	1.1 研究動機	1	1.2 研究目的	2	第二章 文獻回顧	2.1 前言	3	2.2 RISC CPU與CISC CPU之比較	3	2.3 MIPS R2000 CPU	6	2.3.1 計算機硬體的運算元	6	2.3.2 MIPS定址模式	7	2.3.3 MIPS定址模式	10	2.4 演算法狀態機(ASM)	13	2.5 由上而下的設計	16	2.5.1 純行為模式	19	2.5.2 混合模式	19	2.5.3 純結構模式	21	第三章 研究方法	3.1 前言	22	3.2 數位積體電路設計介紹	22	3.3 數位邏輯晶片之分類說明與比較	24	3.4 FPGA的硬體架構介紹	26	3.5 FPGA的設計流程	31	3.6 Verilog硬體描述語言	35	3.7 FPGA設計步驟	37	第四章 系統整合與實驗結果	4.1 微控制器的設計流程	41	4.2.1 純行為模式設計(Behavioral)	41	4.2.2 混合模式設計(Mixed)	48	4.2.3 結構模式設計(Structural)	57	4.3 三階段設計的比較	62	4.4 似MIPS架構微控制器應用電路	63	4.5 FPGA晶片實際燒錄	71	第五章 結論	75	參考文獻	77	附錄A MIPS純行為模式Verilog HDL程式碼	80	附錄B MIPS混合模式Verilog HDL程式碼	88	附錄C 自動停車場管理控制邏輯的MIPS組合語言與、機器碼與Verilog HDL程式碼	99
--------	----------	---	----------	---	----------	--------	---	--------------------------	---	--------------------	---	-----------------	---	----------------	---	----------------	----	-----------------	----	-------------	----	-------------	----	------------	----	-------------	----	----------	--------	----	----------------	----	--------------------	----	-----------------	----	---------------	----	-------------------	----	--------------	----	---------------	---------------	----	---------------------------	----	---------------------	----	--------------------------	----	--------------	----	---------------------	----	----------------	----	--------	----	------	----	-----------------------------	----	----------------------------	----	--	----

參考文獻

- [1] M. G. Arnold T.A. Bailey J.R. Cowles J.J. Gupal F.N., " Behavior to Structure: Using Verilog and In - Circuit Emulation to Teach How An Algorithm Becomes Hardware " , Engineer, IEEE, VerilogHDL Conference, p19-28, 1995.
- [2] Mark Gordon Arnold, Verilog Digital Computer Design Algorithms into Hardware, 2001.
- [3] Mark Holland A, Harnessing FPGAs for Computer Architecture Education, ACM/SIGDA International Symposium on Field Programmable Gate Arrays – FPGA, 2002.
- [4] Tyson S. Hall, " System-on-a-Programmable-Chip Development Platforms in the Classroom " , IEEE Georgia Institute of Technology, Atlanta, GA30332—0250, 2003.
- [5] Xiao Li, " VLSI implementation of a high performance 32-bit RISC microprocessor " , IEEE 2002 Communications, Circuits and Systems and West Sino Expositions, 2002.
- [6] David A. Patterson & John L. Hennessy, Computer Organization & Design The Hardware /Software Interface, Morgan Kaufmann, December 1997.
- [7] 何忠誠, FPGA在主動電力濾波器控制器之設計與製作, 國立雲林科技大學, 碩士論文, 2001.
- [8] 楊溢棋, 以FPGA實現PID模糊控制晶片之設計, 大葉大學, 碩士論文, 2002. -77- [9] Bobda, C., Steenbock, N., " A rapid prototyping environment for distributed reconfigurable systems " , Proceedings. 13th IEEE International Workshop on Rapid System Prototyping, P153 – 158, 2002.
- [10] Michael Gschwind, " FPGA prototyping of a RISC processor core for embedded applications " , Very Large Scale Integration (VLSI) Systems, IEEE Transactions on, p241-250, 2001.
- [11] James R. Larus " SPIM S20: A MIPS R2000 Simulator " , Computer Sciences Department, University of Wisconsin Madison, USA. 1990-1997.

- [12]Yu-Tsang Chang, Yu-Te Chou, Wei-Chang Tsai, Jiann-Jenn Wang, Chen-Yi Lee, " FPGA education and research activities in Taiwan " , Proceedings. IEEE International Conference on Field-Programmable Technology, p445-448, 2002.
- [13]Ligthart, M., " Logic synthesis for programmable logic design " , WESCON/94. 'Idea/Microelectronics'. Conference Record, p581-586, 1994.
- [14]Anders Wallander, " A VHDL Implementation of a MIPS " , Department of Computer Science and Electrical Engineering, Luleå University of Technology, Sweden
- [15]Kab Joo Lee; " Fault sensitivity analysis of a 32-bit RISC microprocessor " , VLSI and CAD, ICVC '99. 6th International Conference, 1999, pp. 529-532.
- [16]David A. Patterson & John L. Hennessy, " Computer Organization & Design: The Hardware/Software Interface " , 2nd Edition Published by Morgan Kaufmann, Dec. 1997, Chap. 3, pp. 3-1 to 3-113.
- [17]Mark Gordon Arnold, " Verilog Digital Computer Design: Algorithms into Hardware " , Prentice Hall PTR, 1999, Chap. 2, pp. 7-63.
- [18]Ilya Levin, Vladimir Sinelnikov and Mark Karpovsky, " Synthesis of ASM-based Self Checking Controllers " , IEEE, 2001, pp. 87-93.
- [19]鍾明政, 吳金勇, " Xilinx FPGA數位邏輯設計 " , 長高電腦圖書, 2002, Chap. 1, pp. 1-1 to 1-19.
- [20]Kiran Bondalapati and Viktor K. Prasanna, " Reconfigurable Computing Systems " , IEEE Transaction on VLSI System, Sep. 1996.
- [21]唐佩忠, " VHDL與數位邏輯設計 " , 高立圖書, 1999, 附錄A, pp. A-1 to A-12.
- [22]胡振華, " VHDL與FPGA設計 " , 全華科技圖書, 2001, pp. 1-3.
- [23]Surin Kittitornkun and Charles R. Kime " FPGA Design Tutorial " , Digital Engineering Laboratory, 2001.
- [24]鍾明政、吳金勇, " Xilinx FPGA數位邏輯設計 " , 長高電腦圖書, 2002, Chap. 2, pp. 2-1 to 2-94.
- [25]張銓淵、江文啟、黃英叡、黃稚存, " Verilog硬體描述語言 " , 全華出版社, 2002