

The Study of the Poly-Silicon Gate Stress Induced Threshold Voltage Shift In 90 Nano Device

張炯隆、王立民；陳勛祥

E-mail: 9419805@mail.dyu.edu.tw

ABSTRACT

CMOS (Complementary Metal Oxide Semiconductor) devices applied to System on Chip (SOC) is becoming a trend in the future, and the most key technologies are how to grow up the different oxide thickness and how to accept the various bias voltages in IC operation. In order to enable the general logic circuits to reach a better operation state, the reliability issues and the circuit structures need to be integrated and evaluated. A deep sub-micron MOSFET is the most advanced product of coming nano device generation. Meanwhile, the ultra-thin gate oxide layer of this nano scale device brings lots of issues and bottlenecks in device processing, design, performance modeling, characterization, parameter extraction and so forth. This thesis of discussions to describe and characterize the nano device's characteristics, inclusive of high gate oxide leakage current, tunneling leakage current, punch-through current, I-V & C-V behaviors, reliability, stress condition, temperature dependence effect, frequency dependence effect and so on. We know, in/after 90nm manufacturing generation, there will be more and more technology skills and key-issues waiting for us to improve even completely solution. Hope our research results could provide some contribution to the final nano-issued-solution especially on ultra thin gate oxide leakage issue.

Keywords : CMOS (Complementary Metal Oxide Semiconductor)、System on Chip (SOC)、oxide thickness

Table of Contents

封面內頁 簽名頁 授權書	iii 中文摘要
iv 英文摘要	vi 誌謝
vii 目錄	viii 圖目錄
xi 表目錄	XV
第一章 緒論 1.1 研究背景與動機	1 1.2 論文的編制
2 第二章 相關原理與理論之描述 2.1 元件結構	3 2.2 90奈米製程的NMOS
4 2.3 通道長度的基本認知	7 2.3.1 利用電流電壓量測方式來萃取通道長度
8 2.3.2 利用電容電壓量測方式來萃取通道長度	10 2.3.3 利用電容電阻量測方式來萃取通道長度
11 2.4 通道長度調變效應	12 2.6 臨界電壓的效應
12 2.6.1 臨界電壓理論與公式的描述	13 2.6.2 如何萃取臨界電壓的量測理論
13 2.7 次臨界電壓斜率	15 2.8 電性量測得到氧化層厚度和物理上的氧化層厚度的不同
18 2.9 結論	19
第三章 熱載子效應與複晶矽閘極氧化層之間的薄膜受應力影響 3.1 引言	21
3.1.1 熱載子效應的關係(Hot Carrier Effect)	21 3.1.2 熱載子效應導致的損害
26 3.2 機械應力性質	25 3.1.3 熱載子效應的機制
32 3.4 塑性形變性質	31 3.3 彈性形變性質
37 第四章 實驗結果分析與討論 4.1 實驗的說明	34 3.5 薄膜應力
43 4.2 改變空乏植入(Halo Implant)的角度的影響	41 4.2.1 改變空乏植入(Halo Implant)的角度的影響
43 4.3 改變複晶矽關鍵尺寸 (POLY CD) 的機制	51 4.4 不同側壁推移(Of-SPACER) 厚度的影響
56 4.5 改變空乏植入(Halo Implant)的劑量的影響	61 4.6 源極汲極伸展 (S/D EXTENSION) 的變化
66 第五章 結論與未來展望 5.1 結論	72 5.2 未來展望
73	73

REFERENCES

- [1] H. Lin, C. Hu, J. H. Huang, T. Y. Chan, M. C. Jeng, P. K. Ko, and Y. C. Chen, " Threshold voltage model for deep submicrometer MOSFET ' s, " IEEE Trans. Electron Devices, vol. 40, p.86, 1993.
- [2] E. F. Runnion, S. M. Gladstone, R. S. Scott, Jr., D. J. Dumin, L. Lie, and J. C. Mitros, " Thickness dependence of stress induced leakage currents in silicon oxide, " IEEE Trans. Electron Devices, vol. 44, p.993, 1997.
- [3] K. Sakakibara, N. Ajika, M. Hatanaka, H. Miyoshi, and A. Yasuoka, " Identification of stress induced leakage current components and the

- corresponding trap models in SiO₂ films, " IEEE Trans. Electron Devices, vol. 44, p. 986, 1997.
- [4]H. Iwai, H. S. Momose , M. Saito, M. Ono, and Y. Katsumata, " The future of ultra small geometry MOSFET ' s beyond 0.1 micron, " Microelectr. Eng. vol. 28, no. 147, 1995.
- [5]E. Harari, " Dielectric breakdown in electrically stressed thin films of thermal SiO₂, " J. Appl. Phys. Vol. 49, p. 2478, 1978.
- [6]C. J. Sofield and A. M. Stoneham, " Oxidation of silicon : the VLSI gate dielectric, " Semicond . Sci. Technol, vol. 10, p. 215, 1995.
- [7]P. Apte and K. C. Saraswat, " Constant current stress breakdown in ultrathin SiO₂ films, " IEEE Trans. Electron Devices, vol 41,p. 215, 1595, 1994.
- [8]H. Cho, B. Cabon, S. Cristoloveanu and G.. Ghibaudo, " Experimental determination of short channel MOSFET parameters, " Solid-St. Electron., vol. 28,p. 1025, 1985.
- [9]廖禦傑，澄別深次微米PMOS元件之NBTI與HC的影響效應，大葉大學電機工程研究所碩士論文，民國93年。
- [10]莊達人，" VLSI製程技術 "，高立圖書有限公司，台北。
- [11]BEN G. STREETMAN ; SANJAY BANERJEE , Solid State Electronic Devices , 東華書局 ,p 327-330。
- [12]Knoch, J.; Lengeler, B.; Appenzeller, J.; Quantum simulations of an ultrashort channel single-gated n-MOSFET on SOI; Electron Devices, IEEE Transactions on , Volume: 49 , Issue: 7 , July 2002 p. 1212 - 1218.
- [13]Sun-Mo Kang Yusuf Leblebici; " CMOS Digital Integrated Circuits Analysis and Design " McGRAW HILL publish.2003.
- [14]Mercha, A.; Rafi, J.M.; Simoen, E.; Augendre, E.; Claeys, C "Linear kink effect induced by electron valence band tunneling in ultrathin gate oxide bulk and SOI MOSFETS " IEEE Electron Devices, July 2003 p. 1675 - 1682.
- [15]許?梁，奈米超薄氧化層MOS元件之高閘極漏電流特性描與分析，台北科技大學自動化科技研究所碩士論文，民國92年。