

# High Density Plasma CVD Technology Development And Challenges

賴建修、鍾翼能

E-mail: 9419700@mail.dyu.edu.tw

## ABSTRACT

Plasma-assisted deposition of thin films is widely used in microelectronic circuit manufacturing, Materials deposited dielectrics such as silicon oxide, silicon nitride, and doped silicon glass. This paper reviews chemical vapor deposition (CVD) applications and techniques for dielectric thin films. With each device generation, shrinking dimensions and gap-spaces make it more difficult for existing conventional processes to fill the spaces between devices or metal lines without voids. High Plasma Density Chemical Vapor Deposition (HDPCVD) process can deposit high quality silicon dioxide films for sub-half micron, high aspect ratio applications, including inter-metal dielectric (IMD), pre-metal dielectric (PMD) and shallow trench isolation (STI) applications. For reduce RC delay to improve devices operate speed, HDPCVD deposited fluorine-doped silicon oxide (FSG) film( $k=3.5$ ) also be a good alternate, The target generation for this technology is for 0.35  $\mu\text{m}$  devices, with extendibility down to 0.10  $\mu\text{m}$  devices and beyond. In this paper, I would like to introduce HDPCVD process background and concept, In particular, I would focus on HDPCVD deposited dielectric film application and Process parameters fine tuning. In the final, HDPCVD reduces process issues and further challenges also would be discussed.

Keywords : CVD、HDPCVD、IMD、STI、PMD、FSG、dielectric

## Table of Contents

封面內頁 簽名頁 國科會授權書 . . . . .	iii	中文摘要 . . . . .	iii
. . . . . iv 英文摘要 . . . . .	iv	v 誌謝 . . . . .	v
. . . . . vi 目錄 . . . . .	vi	vii 圖目錄 . . . . .	vii
. . . . . x 表目錄 . . . . .	x	xiii 第 . . . . .	xiii
第一章 導論 1.1研究動機 . . . . .	1	1.2研究目的與方法 . . . . .	1
. . . . . 2 第二章 化學氣相沉積與介電層薄膜 2.1簡介 . . . . .	2	2.2介電層薄膜 . . . . .	2
. . . . . 3 2.3介電層化學氣相沉積製程 . . . . .	3	2.3.1 化學氣相沉積製程基礎原理 . . . . .	6
. . . . . 7 2.3.2 表面吸附 . . . . .	7	2.3.3 化學氣相沉積動力學 . . . . .	11
. . . . . 12 2.3.4 電漿的基本原理 . . . . .	12	2.4介電層的應用 . . . . .	15
. . . . . 21 2.4.1 淺溝渠絕緣 . . . . .	21	2.4.2 側壁空間層 . . . . .	22
. . . . . 22 2.4.3 金屬前介電層 . . . . .	22	2.4.4 金屬層間介電層 . . . . .	23
. . . . . 24 2.4.5 鈍層 . . . . .	24	第三章 化學氣相沉積製程的發展 3.1簡介 . . . . .	26
. . . . . 26 3.2傳統CVD製程 . . . . .	26	3.2.1 常壓化學氣相沉積 . . . . .	27
. . . . . 28 3.2.2 低壓化學氣相沉積 . . . . .	28	3.2.3 電漿輔助化學氣相沉積 . . . . .	29
. . . . . 30 3.2.4 次大氣壓化學氣相沉積 . . . . .	30	3.2.5 高密度電漿化學氣相沉積 . . . . .	30
. . . . . 32 3.3介電質CVD製程 . . . . .	32	3.3.1 加熱矽烷CVD製程 . . . . .	32
. . . . . 34 3.3.2 加熱TEOS CVD製程 . . . . .	34	3.3.3 加熱O <sub>3</sub> -TEOS CVD製程 . . . . .	33
. . . . . 42 3.3.4 PECVD矽烷CVD製程 . . . . .	42	3.3.5 PECVD TEOS CVD製程 . . . . .	37
. . . . . 44 第四章 高密度電漿化學氣相沉積製程 4.1高密度電漿化學氣相沉積製程發展背景 . . . . .	44	4.1.1 技術驅動 . . . . .	46
. . . . . 47 4.1.2 現行可能的技術 . . . . .	47	4.1.3 低介電係數薄膜的需求 . . . . .	48
. . . . . 50 4.1.4 階梯覆蓋與懸突 . . . . .	50	4.1.5 轟擊蝕刻--突角削剪 . . . . .	54
. . . . . 52 4.2高密度電漿化學氣相沉積製程概念 . . . . .	52	4.2.1 高密度電漿 . . . . .	55
. . . . . 55 4.2.2 沉積與蝕刻 . . . . .	55	4.3高密度電漿化學氣相沉積反應腔 . . . . .	59
. . . . . 58 4.3高密度電漿化學氣相沉積反應腔 . . . . .	58	4.4高密度電漿化學氣相沉積製程的應用種類 . . . . .	61
. . . . . 61 4.5高密度電漿化學氣相沉積反應參數控制 . . . . .	61	4.5.1 製程參數 . . . . .	63
. . . . . 63 4.5.2 沉積蝕刻比和填洞能力的關係 . . . . .	63	4.5.3 製程程式 . . . . .	66
. . . . . 64 4.5.4 製程參數與沉積率的關係 . . . . .	64	4.5.5 製程參數與蝕刻率的關係 . . . . .	72
. . . . . 66 4.5.5 製程參數與蝕刻率的關係 . . . . .	66	4.6高密度電漿化學氣相沉積製程的問題與改善 . . . . .	74
. . . . . 74 4.6.1 製程參數 . . . . .	74	4.6.2 沉積蝕刻比和填洞能力的關係 . . . . .	76
. . . . . 79 第五章 結論 . . . . .	79	參考文獻 . . . . .	86
. . . . . 88	88		

## REFERENCES

1. S. V. Nguyen, "Plasma-Assisted Chemical Vapor Deposition," Handbook of Thin-Film Deposition Processes and Techniques, Klaus K. Schuegraf, Ed., Noyes Publications, Park Ridge, NJ, 1988, pp. 112-141.
2. Plasma CVD papers in Proceedings of the Fourteenth International VLSI Multilevel Interconnection Conference (VMIC), 1997.
3. N. Goldsmith and W. Kern, "The Deposition of Vitreous Silicon Dioxide Films from Silane," RCA Rev. 28, 153-165 (1967).
4. V. C. Patrick, H. W. Fry, V. S. Baer, and V. d. H. Wilbert, "HDPCVD Films Enabling Shallow Trench Isolation," Semicond. Int. 20, No. 8, 179-186 (1997).
5. P. Singer, "The Future of Dielectric CVD: High Density Plasmas?" Semicond. Int., pp. 126-134 (July 1997).
6. S. V. Nguyen, G. Freeman, D. Dobuzinsky, K. Kelleher, R. Nowak, T. Sahin, and D. Witty, "Characterization of High Density Plasma Deposited Silicon Oxide Dielectric for 0.25  $\mu$  m ULSI," Proceedings of the Twelfth International VMIC, 1995, pp. 69-75.
7. G. Turban, "Basic Phenomena in Reactive Low Pressure Plasmas Used for Deposition and Etching," Pure & Appl. Chem. 56, No. 2, 215-230 (1984).
8. Hong Xiao, "Introduction To Semiconductor Manufacturing Technology" 2001, Prentice Hall