

# Driver IC Implementation of Buck Converter

吳在寧、郭永超；林浩仁

E-mail: 9418558@mail.dyu.edu.tw

## ABSTRACT

In recent years, the CMOS integrated circuits technology has been successfully applied to many systems. In order to provide enough power for portable devices, the low voltage and low power circuits would be the trend for current CMOS IC design. Pulse-Width Modulation (PWM) techniques have been widely used in power electronic products. The design and implementation of a DC-DC buck converter for low supply voltage electronic system is presented in this paper. With high power conversion efficiency, this design can be applied to portable electronic products such as mobile phone, digital camera, PDA, etc. This chip is fabricated with TSMC 0.35  $\mu\text{m}$  2P4M 3.3V Mixed Signal CMOS technology through CIC. The size of this chip is 343.7  $\mu\text{m}$  x 325  $\mu\text{m}$ . The design contents of this paper include: introduction, development and motivation in recent research, principle and structure, circuit, simulation and result, conclusion and references. This paper will provide a survey of related literature and discuss the distinct phenomena in different modulation regions. Simulation results and experimental results will be provided to verify the performance of the proposed strategies.

Keywords : pulse-width modulation (PWM) ; buck converter ; mixed signal CMOS technology

## Table of Contents

封面內頁 簽名頁 授權書.....	iii	中文摘要.....	iv	英文摘要.....	v
要.....	v	誌謝.....	vi	目錄.....	vii
錄.....	vii	圖目錄.....	xi	表目錄.....	xviii
第一章 緒論	1	1.1 研究發展背景.....	1	1.2 研究動機.....	1
1.3 設計流程.....	3	1.4 設計內容與論文架構.....	6	第二章 降壓型轉換器原理與架構說明	7
2.1 前言.....	7	2.2 DC-DC轉換器之控制.....	8	2.3 降壓型轉換器.....	10
2.4 輸出電壓漣波.....	12	第三章 運算放大器原理與架構說明	14	3.1 分壓電路.....	14
3.1.1 電阻及MOSFET分壓.....	16	3.1.2 電晶體分壓器.....	17	3.2 電流源式自我偏壓.....	19
3.2.1 傳統固定轉導偏壓電路.....	19	3.3 CMOS運算放大器.....	22	3.4 CMOS兩級式運算放大器.....	25
3.4.1 運算放大器的增益.....	33	3.4.2 運算放大器的頻率響應.....	35	3.4.3 運算放大器的迴轉率.....	37
3.5 兩級式運算放大器設計流程.....	40	3.5.1 差動對輸入增益放大級設計.....	40	3.5.2 偏壓電路的設計.....	42
3.5.3 輸出級的設計.....	42	3.5.4 其它設計考量.....	44	第四章 比較器原理與架構說明	45
4.1 前言.....	45	4.2 遲滯比較器.....	46	4.3 比較器電路模型.....	55
4.3.1 偏壓電路.....	57	4.3.2 輸出級.....	59	第五章 振盪器原理與架構說明	60
5.1 前言.....	60	5.2 環型振盪器的一般性考慮.....	61	5.3 壓控震盪器的設計重點及運作原理.....	70
第六章 帶差參考電路原理與架構說明	74	6.1 前言.....	74	6.2 與供應電源無關之偏壓(參考電流源).....	75
6.3 與溫度無關之參考電路(參考電壓源).....	78	6.3.1 與CMOS技術之相容性.....	80	6.3.2 運算放大器的偏移現象和輸出阻抗.....	81
6.3.3 回授極性.....	83	6.3.4 帶差參考電壓.....	83	6.3.5 供應電源相關性和起始作用.....	84
6.3.6 曲率校正.....	85	6.4 PTAT電流生成.....	86	6.5 常數偏壓.....	87
6.6 速度和雜訊問題.....	88	6.7 設計技巧.....	89	6.7.1 啟動電路.....	89
6.7.2 能隙電壓源.....	90	6.7.3 內部運算放大器和漂移電壓影響.....	91	6.7.4 漂移電壓消除方法.....	94
第七章 電路實作與佈局考量	99	7.1 類比佈線技巧.....	99	7.2 多指狀電晶體(摺疊).....	100
7.3 對稱性.....	100	7.4 被動元件.....	102	7.5 基板耦	

合.....	105	7.6 實作部份.....	106	第八章 模擬與實驗結果	8.1 二
級式運算放大器的模擬.....	126	8.2 遲滯比較器的模擬.....	129	8.3 環型振盪	器的模擬.....
.....	131	8.4 模擬PWM晶片輸出情況.....	137	8.5 Bandgap電路模擬	波形圖.....
.....	140	8.6 應用於低電壓保護電路功能模擬.....	142	8.7 晶片實	測.....
.....	143	第九章 結論與未來發展	9.1 結論.....	146	9.2 未來
發展.....	146	參考文獻.....	148	附錄 電晶體Curve Fitting設計流	程.....
.....	151				

## REFERENCES

- [1] Stratakos, C. Sullivan, S. Sander, and R. Bridersen, "DC power supply design in portable system," Univ. California, Berkeley, Tech. Rep. ERL Memo. No.95/4, 1995.
- [2] Cheung Fai Lee, Mok, P.K.T. "A monolithic current-mode CMOS DC-DC converter with on-chip current-sensing technique" Solid-State Circuits, IEEE Journal of Volume 39, Issue 1, Jan. 2004 Page(s):3 – 14 [3] Patella, B.J.; Prodic, A.; Zirger, A.; Maksimovic, D. "High-frequency digital PWM controller IC for DC-DC converters" Power Electronics, IEEE Transactions on Volume 18, Issue 1, Jan. 2003 Page(s):438 – 446
- [4] A.J.Stratakos, S.R.Sanders and R.W.Brodersen, "A low-voltage CMOS DC-DC converter for a portable battery-operated system," Power Electronics Specialists Conference Record of the IEEE, PESC '94 Record, vol.1,pp. 619-626, 1994.
- [5] 江炫樟 譯, "電力電子學", 全華, (民91)。
- [6] Smith, G., "Micro Power Protection Chip for Rechargeable Lithium-ion Batteries", IEEE Custom Integrated Circuits Conference, 1996, pp.131-134.
- [7] R.J.Baker, H.W.Li and D.E.Boyce, "CMOS circuit design, layout, and simulation," IEEE Press series on microelectronic systems, New York, 1997.
- [8] A. Johns and Ken Martin, "Analog Integrated Circuit Design", John Wiley, New York, 1997.
- [9] Behzad Razavi, "Design of Analog CMOS Integrated Circuits", McGraw-Hill Companies, Inc., 2001 [10] 范順程, "電源管理晶片之分析與設計", 國立雲林科技大學電機工程學系碩士論文, (民91) [11] Paul R. Gray, Robert G. Meyer, "Analysis and Design of Analog Integrated Circuits, third edition" Wiley, 1993.
- [12] 黃威霖, "適合低電壓應用端的高效率CMOS直流轉直流切換式穩壓器", 國立成功大學電機工程學系碩士論文, (民93)。
- [13] Phillip E. Allen, Douglas R. Holberg, "CMOS analog circuit design", pp.29-30, New York, Oxford, 1987.
- [14] L. L. G. Vermaas, C. R. T. de Mori, R. L. Moreno, A. M. Pereira and Edgar Charry R. "A Bandgap Voltage Reference Using Digital CMOS Process," IEEE International Conference on Electronics, Circuits and Systems, Vol. 2 pp. 303-306, 1998.
- [15] Cheng Jun; Chen Guican; "A CMOS Bandgap Reference Circuit", ASIC, 2001. Proceedings. 4th International Conference on , 2001, pp. 271-273.
- [16] Yueming Jiang and Edward K.F.Lee "A 1.2 V Bandgap Reference Based on Transimpedance Amplifier", ISCAS 2000 Geneva. The 2000 IEEE International Symposium on , Vol.4 , 2000, pp.261-264.
- [17] C. C. Enz, E. A. Vittoz, and F. Krummenacher. "A CMOS chopper amplifier", IEEE J. Solid-State Circuits, vol. SC-22, pp.335-345, 1987.
- [18] A. Bakker and J. H. Huijsing "Micropower CMOS Temperature Sensor with Digital Output", IEEE J. Solid-State Circuits, vol. 31, pp.933-937, 1996.
- [19] D.su et al., "Experimental Results and Modeling Techniques for Substrate Noise in Mixed-Signal Integrated Circuits," IEEE J, Solid-State Circuits, vol. 28. 420-430, Apr. 1993.
- [20] E. C. Dijkmans and J. A. T. M. van den Homberg, "PWM amplifier with feedback loop integrator," U.S. Patent 6 300 825, Oct. 9, 2001.
- [21] <http://msic.ee.ncku.edu.tw/course/analog/homework2.htm>, 成功大學郭泰豪教授MSIC實驗室作業一。