Peak Current Reduction by Using Useful Skew/Slack

賴永浩、鄭經華;林浩仁

E-mail: 9418545@mail.dyu.edu.tw

ABSTRACT

IR-drop is a well-known signal integrity issue in very deep submicron technology. The voltage drop does not only induce circuit delay but also reduce the circuit noise margin from lower supply voltage and bring reliability issue from electromigration. In this thesis, there are two maximum transition current estimation methods are proposed, Method-1 is pattern independent, which is worst-case predication. The Method-2 is pattern dependent that more realistic than Method-1. The real circuit transition current could get by applying the verification input patterns provided by designer. Due to the peak current overestimated by using Method-1, and the accurate peak current is dynamic behavior (dependent on pattern), so use real test bench could activate real gate transitions peak current. This measurement might lower and accurate than Method-1, could help reasonable power rail design. The peak current could be reduced from lower the input/output transition slew time [14]. The input signal slew rate not only affects the gate delay but also contribute the peak current to a gate. So, the lower input/output slew time could reduce the peak current, but need to make sure do not affect the circuit performance first. We discuss the gate-sizing/input-reordering might be the practical techniques in this thesis. Each gate output signal slew rate represented by gate driving capability, so the gate-sizing technique will choose the same function gate has less driving capability from cell library during logic synthesis phase. The input-reordering technique will lower the input/output slew time to minimum the peak current by applying the control/non-control signal relationships. The experimental results show the gate-sizing/input-reordering techniques are feasible solutions for reducing peak current without circuit delay increased.

Keywords : Gate Resizing ; Input Reordering ; IR-Drop

Table of Contents

封面內頁 簽名頁 授權書 iii 中文摘要 iv 英文摘要 vi 誌謝 viii 目錄 ix 圖目錄 xi 表目錄 xiv 第1章 序論 1 1.1 研究動機 1 1.2 論 文研究方向 1 1.3 論文研究重點 2 1.4 整體架構(Framework) 4 第2章 相關研究與背景知識 5 2.1 尖峰電流介紹 5 2.2 邏輯閘尺 寸調整介紹(Gate Resizing) 10 第3章 電路延遲的計算與電流模型 14 3.1 線性延遲模型(Linear Delay Model) 14 3.1.1 線性延遲 計算(Linear Delay Calculation) 14 3.1.2 Genlib File Extraction 16 3.2 電流模型(Current Model) 20 3.3 線性時序分析(Linear Timing Analysis) 31 3.3.1 線性靜態時序分析(Linear Static Timing Analysis) 31 3.3.2 線性動態時序分析(Linear Dynamic Timing Analysis) 36 3.4 電流與邏輯模擬結合分析 43 第4章 利用邏輯閘尺寸調整減少電路尖峰電流 48 4.1 理論基礎 48 4.2 例子實作 52 第5章 降低尖峰電流的流程架構 59 5.1 線性動態時序分析 61 5.2 建立電流 - 時間表 62 5.3 檢查限制演算法 62 第6章 實驗 結果 65 第7章 結論與未來工作 72 參考文獻 73

REFERENCES

[1]S. Chowdhury and J.S. Barkatullah, "Estimation of Maximum Currents in MOS IC Logic Circuits", IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Vol. 9, No. 6, pp. 642-654, June 1990.

[2] Harish Kirplani, Farid N. Najm, and Ibrahim N. Hajj, "Pattern Independent Maximum Current Estimation in Power and Ground Buses of CMOS VLSI Circuits: Algorithms, Signal Correlations, and Their Resolution", IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 14(8):998 - 1012, August 1995.

[3]A. Krstic and K.-T. Cheng, "Vector Generation for Maximum Instantaneous Current Through Supply Lines for CMOS Circuits", Proceedings of Design Automation Conference, pp. 383-388, June 1997.

[4]H. Kriplani, F. Najm, and I. Hajj, "Improved Delay and Current Models for Estimating Maximum Currents in CMOS VLSI Circuits", IEEE International Symposium on Circuits and Systems, vol. 1, pp. 435-438, 1994.

[5]Y.-M. Jiang, A. Krstic and K.-T. Cheng, "Estimation of Maximum Power Supply Noise for Deep Sub-Micron Designs", International Symposium on Low Power Electronics and Design, pp. 233-238, 1998.

[6]T. Murayama, K. Ogawa, H. Yamaguchi, "Estimation of peak current through CMOS VLSI circuit supply lines", Design Automation Conference, 1999. Proceedings of the ASP-DAC '99. Asia and South Pacific, pp. 295 – 298, 1999.

[7]P. Vanoostende, P. Six and H.J. de Man, "PRITI: estimation of maximal currents and current derivatives in complex CMOS circuits using

activity waveforms", Proceedings of the European Design Automation Conference, pp. 347-353, 1993.

[8]Yi-Min Jiang, Kwang-Ting Cheng, and An-Chang Deng, "Estimation of Maximum Power Supply Noise for Deep Sub-Micron Designs", Dept. of Electrical & Computer Engineering University of California, pp. 233-238, August 1998.

[9] Chuan-Yu Wang, and Kaushik Roy, "Maximization of Power Dissipation in Large CMOS Circuits Considering Spurious Transition", Volume 47, Issues 4, Senior Member, IEEE, pp. 483-490, April 2000.

[10]An-Chang Deng, Yan-Chyuan Shiau Shiau, and Kou-Hung Loh, "Time Domain Current Waveform Simulation of CMOS Circuits", Department of Electrical Engineering Texas A&M University, pp. 208-211, November 1988.

[11]ZHU Ning, ZHOU Runde, YANG Xingzi, "Global approach for CMOS circuit optimization by transistor resizing", Tsinghua University, Beijing 100084, China.

[12]P.Girard, C.landrault, S.Pravossoudovitch, D.Severac, "A Gate Resizing Technique for High Reduction in Power Consumption" [13] Jiong Luo and Niraj K. Jha, "Battery-Aware Static Scheduling for Distribution Real-Time Embedded System", Department of Electrical Engineering, Princeton University, Princeton, NJ, 08544 [14] Jan M. Rabaey, Anantha Chandrakasan, Borivoje Nikolic, "Digital Integrated Circuits", Prentice Hall Electronics and VLSI Series, Charles G. Sodini, Series Editor.

[15] Ching-Hwa Cheng, Wei-Chih Shen, Yung-Hau Lai, Wen-Jui Chang, "Peak Current Aware Static Timing Analysis," The 15th VLSI Design/CAD symposium, p3-16, 2004.