

矽基板上連接線的串音分析

羅君皓、邱政男

E-mail: 9315101@mail.dyu.edu.tw

摘要

本文內容主要討論在PCB板上和矽基板上金屬連接線的耦合效應。我們將從quasi-TEM模態出發，推導出多導體傳輸線方程式(Muticonductor Transmission Line)再加上邊界條件，即可得頻域下的電壓及電流響應，再經由文獻上所取得的單位長參數R、L、G、C，放入程式中進行模擬。接著我們會討論MTL的準確度以及改變連接線結構參數，來觀察整個結構的耦合效應，這些結果可作為工程師電路設計前的串音效應的參考。

關鍵詞：CMOS IC、quasi-TEM、MTL

目錄

封面內頁 簽名頁 授權書	iii 中文摘要
iv 英文摘要	v 誌謝
vi 目錄	vii 圖目錄
ix 表目錄	xi 第
一章 簡介 1 1-1 研究動機	1 1-2 文獻回顧
2 1-3 論文大綱	2 第二章 多導體傳輸線理論 3 2-1 簡
介	3 2-2 多導體傳輸線方程式
輸線方程式之頻域解	3 2-3 傳
9 2-4 高頻參數矩陣	11 2-5
終端條件	12 第三章 PCB板及矽基板上單位長度參數計算 14 3-1 簡介
14 3-2 串音效應	14 3-2-1 串
15 3-2-2 串音引起的雜訊	15 3-3
PCB板之單位長參數	16 3-4 矽基板之單位長參數
20 第四	23 4-1 簡介
章 結果與討論 23 4-2 PCB結構的串音探討	23 4-2 PCB結構的串音探討
23 4-3 矽基板結構的串音探討	34 第五章 結論 40 參考文獻 41

參考文獻

- [1]R. F. Harrington, "Field Computation by Moment Method", 1968 [2]C. R. Paul, Analysis of Multiconductor Transmission Line, John Wiley & Sons, 1994 [3]H. T. YUAN, Y. T. LIN, S. Y. CHIANG, "Properties of interconnection on Silicon, Sapp-hire, and Semi-Insulating Gallium Arsenide Substrates" IEEE Journal of Solid-State Circuits, vol. SC-17, no.2 April 1982 [4]Y. J. Yoon, B. Kim, "A new formula for effective dielectric constant in multi-dielectric layer microstrip structure", IEEE Conference Electrical Performance of Electronic Packaging , 2000.
- [5]J. Zheng, V. K. Tripathi, A. Weisshaar, "Characterization and Modeling of Multiple Coupled On-Chip Interconnects on Silicon Substrate" IEEE Trans. Microwave Theory Tech. -, vol. 49, Oct. 2001.
- [6]J. Zheng, Y. C. Hahm, V. K. Tripathi, A. Weisshaar, "CAD-Oriented" IEEE Trans. on Microwave Theory Tech., vol. 48, no.9 Sept. 2000
- [7]D. M. Pozar, Microwave Engineering, John Wiley & Sons, 1998 [8]D. K. Cheng, Field and Wave Electromagnetics, Addison Wesley, 1996.
- [9]C. S. Walker, Capacitance, Inductance and Crosstalk Analysis, Artech House, 1990 [10]A. Weisshaar, Hai Lan, and A. Luoh"Accurate closed-form expressions for the frequency-dependent line parameters of on-chip interconnects on lossy silicon substrate," IEEE Trans. Electromagn. Compat., vol. 25, no. 2, pp. 228-296, May 2002.
- [11]S. C. Wong, G. Y. Lee, D. J. Ma "Modeling of Interconnect Capacitance, Delay, and Crosstalk in VLSI," IEEE Trans on Semiconductor Manufacturing, vol. 13, NO. 1, February 2000 [12]Y. S. Sohn, J. C. Lee, "Empirical Equations on Electrical Parameters of Coupled Microstrip Line for Crosstalk Estimation in Printed Circuit Board" IEEE Trans. on advanced packaging, vol. 24, NO.4 November 2001