

Design of Low Noise and High Isolation Down Converter for 802.11a/g WLAN Applications

吳子義、何滿龍；許崇宜

E-mail: 9315068@mail.dyu.edu.tw

ABSTRACT

It is very important to notice the performances of the Isolation, Noise Figure, and Conversion Gain when designing mixer. Therefore, in order to match the standard. We combine the concept of designing LNA and use the idea of Power Adder to look forward to the design of mixer with lower Noise Figure and good Isolation and Transducer Gain. From the concept above, my design of circuit structure is divided into three parts. First part is the frame of CCSF (Cascode Inductive Series Feedback) . Second is Power Adder and the third is mixer stage. The purpose of the paper is to use the small size of RFIC, and the advantages of CMOS -- the steady making process, the low cost and high integration to design and implementation of a low-noise and high-isolation down converter for WLAN 5.2 GHz and 2.4 GHz. We chose the making process of TSMC 0.25 um to make the Down Converter of 2.4 GHz and chose the making process of TSMC 0.18 um to make the Down Converter of 5.2 GHz and they are all finish measurement.

Keywords : down converter ; low-noise ; high-isolation

Table of Contents

封面內頁 簽名頁 授權書 中文摘要	iv 英文摘要
. v 誌謝	vi 目錄
. vii 圖目錄	x 表目錄
. xiii 第一章 簡介	1 1-1 研究動機
. 1 1-2 論文大綱	3 第二章 CMOS 元件及高頻模型
. 5 2-1 CMOS電晶體	5 2-2 CMOS電容
. 6 2-3 CMOS電感	7 2-4 CMOS電阻
. 9 第三章 混頻器的基礎理論	12 3-1 混頻器的基本原理
. 12 3-2 參數定義	14 3-2-1 轉換增益
3-2-2 線性度	15 3-2-3 1dB壓縮點
交互調變失真	16 3-2-5 雜訊來源
3-2-5-1 電阻熱雜訊	18 3-2-5-2 金氧半電晶體雜訊
訊指數	20 3-2-6 雜訊指數
21 3-2-7 SSB與DSB雜訊指數	22
第四章 2.4 GHz的高隔離度低雜訊混頻器(0.25 um)	25 4-1 電路架構與原理
. 25 4-2 電路模擬結果	27 4-3 電路量測結果
. 34 第五章 5.2 GHz的高隔離度低雜訊混頻器(0.18um)	43 5-1 電路架構與原理
. 43 5-2 電路模擬結果	45 5-3 佈局考量
. 53 5-3 電路量測結果	55 第六章 結論
. 64 參考文獻	65 附錄A 2004 Cross Strait Tri-regional Radio Science and Wireless Technology Conference
. 67 附錄B 2003 Cross Strait Tri-regional Radio Science and Wireless Technology Conference	71 附錄C 2003 International Symposium on Comm. (ISCOM)
. 75 圖目錄 圖2.1 MOS的截面圖及高頻模型	5 圖2.2 電容的截面圖及高頻模型
. 8 圖2.3 電感的俯視圖及高頻模型	9 圖2.4 電阻的光罩圖
. 10 圖2.5 電阻的高頻模型	12 圖3.1 超外差接收機架構圖
. 15 圖3.2 1dB壓縮點	17 圖3.3 交互調變輸出頻譜圖
. 19 圖3.4 第三階截斷點	17 圖3.5 電阻熱雜訊模型(串聯形式)
. 19 圖3.6 電阻熱雜訊模型(並聯形式)	19 圖3.7 MOSFET雜訊模型
. 20 圖3.8 SSB雜訊頻譜	22 圖3.9 DSB雜訊頻譜
. 23 圖4.1 新架構降頻器方塊圖	26 圖4.2 高隔離度降頻器之電路架構圖
. 26 圖4.3 高隔離度降頻器之完整電路架構圖	27 圖4.4 疊接式電感串聯迴授 (CCSF) 之電路架構圖
. 27 圖4.5 RF輸入端CCSF電路特性模擬結果	29 圖4.6 CCSF LNA雜訊指數模擬結果

29	圖4.7 RF輸出端返回損耗	30	圖4.8 LO輸出端返回損耗
30	圖4.9 IF輸出端返回損耗	31	圖4.10 LO-RF 隔離度 (LO= -5 dBm)
32	圖4.11 LO-IF隔離度 (LO= -5 dBm)	32	圖4.12 IF-RF隔離度
33	圖4.13 混頻器之P1dB 點模擬結果	34	圖4.14 混頻器轉換增益模擬結果
34	圖4.15 運用CPW方式量測實體圖	35	圖4.16 保留CPW背板方式量測實體圖
35	圖4.17 磅線圖	36	圖4.18 LO端返回損耗
36	圖4.19 RF端返回損耗	37	圖4.20 IF端返回損耗
37	圖4.21 混頻器轉換增益結果	38	圖4.22 IF-RF隔離度
38	圖4.23 LO-RF 隔離度	39	圖4.24 LO-IF 隔離度
39	圖4.25 IP3量測結果	40	圖4.26 雜訊指數量測結果
40	圖4.27 電路佈局圖	41	圖5.1 新架構降頻器方塊圖
43	圖5.2 高隔離度降頻器之電路架構圖	43	圖5.3 高隔離度混頻器之完整電路架構圖
44	圖5.4 RF輸出端返回損耗	45	圖5.5 LO輸出端返回損耗
46	圖5.6 IF輸出端返回損耗	46	圖5.7 LO-RF 隔離度 (LO=0 dBm)
47	圖5.8 LO-IF隔離度 (LO=0 dBm)	47	圖5.9 IF-RF隔離度 (LO=0 dBm)
48	圖5.10 混頻器轉換增益模擬結果	49	圖5.11 混頻器之P1dB 點模擬結果
49	圖5.12 混頻器之IIP3 點模擬結果	50	圖5.13 降頻器的SSB雜訊指數
51	圖5.14 電路佈局圖	55	圖5.15 未匹配量測實體圖
56	圖5.16 微帶線匹配量測實體圖	56	圖5.17 磅線圖
57	圖5.18 燒掉的晶片照相圖	58	圖5.19 LO端返回損耗
58	圖5.20 RF端返回損耗	59	圖5.21 IF端返回損耗
59	圖5.22 混頻器轉換增益結果	60	圖5.23 RF-IF隔離度
60	圖5.24 LO-RF 隔離度	61	圖5.25 LO-IF 隔離度
61	圖5.26 P1dB量測結果	62	圖5.27 雜訊指數量測結果
62	表目錄 表2.1 等效電路參數 vs. 不同面積電容	7	表2.2 等效電路參數 vs. 不同圈數電感
9	表2.3 CMOS阻值與尺寸對照表	10	表2.4 電阻等效參數對照表
11	表4.1 模擬與量測規格列表	42	表5.1 預計規格列表
52	表5.2 模擬與量測規格列表	63	

REFERENCES

- [1] W. H. Toole, E. I. El-Masry, T. Manku, "A Novel Highly Linear 1GHz Switched-Current Subsampling Mixer," IEEE International Symposium on Circuits and Systems, Vol. 1, May 1996, pp. 203-206.
- [2] C. W. Chen, "Taiwan Semiconductor Manufacturing Co. 0.25um Mixed Signal 1P5M Salicide 2.5/3.3V RF Device Layout Introduction," Rev 1.2, Sep. 2002. pp. 4-47.
- [3] Behzad Razavi, "Design of Analog CMOS Integrated Circuit," McGraw-Hill, 2001. pp. 33-36 [4] Thomas H. Lee, "The Design of CMOS Radio-Frequency Integrated Circuits," Cambridge University Press, 1998. pp. 243-266.
- [5] 袁帝文, 王岳華, 謝孟翰, 王弘毅, "高頻通訊電路設計", 高立圖書, 91年9月, pp. 392-396.
- [6] Behzad Razavi, "RF Microelectronics," Prentice Hall PTR. 1998. pp. 16-25.
- [7] David M. Pozar, "Microwave Engineering, 2nd edition," John Wiley & Sons, Inc., 1998. pp.606-619 [8] Behzad Razavi, "Design of Analog CMOS Integrated Circuit," McGraw-Hill, 2001. pp. 209-215 [9] Guillermo Gonzalez, "Microwave Transistor Amplifiers Analysis and Design," Prentice-Hall, Inc, 1996.
- [10] Behzad Razavi, "RF Microelectronics," Prentice Hall PTR. 1998. pp. 183-185.
- [11] Stephen A. Maas, "Microwave Mixers", 2nd edition, Artech House, Inc., Norwood, MA, 1993.
- [12] C. Tsironis, R. Merirer, and R. Stanhlmann, "Dual-Gate MESFET Mixers" IEEE Trans. Microwave Theory Tech, Vol. MTT-32, NO.3, March 1984, pp.248-255.
- [13] Man-Long Her, P. T. Sun, G. S. Huang, C. Y. Yang, and F. S. Kong, "Design and Analysis for a New Low Noise and High Isolation Mixer," Progress in Electromagnetic Research Symposium (PIERS) 2000.
- [14] Man-Long Her, Chau-Yea Yang, Chi-Yuan Xie, Jan-Dong Tseng, Kun-Ying Lin, Chia-An Wang, "Using GaAs HBT to Design a High Performance Mixer MMIC", Progress in Electromagnetic Research Symposium (PIERS) 2001.
- [15] Beom Kyu KO, Kwyro Lee, "A Comparative Study on the Various Monolithic Low Noise Amplifier Circuit Topologies for RF and Microwave Application", IEEE Journal of Solid-State Circuit, VOL.31, NO.8, 1996.