

實現一個運用似MIPS架構之步進馬達控制系統晶片

蔡安朝、陳慶順

E-mail: 9314955@mail.dyu.edu.tw

摘要

本研究主要為似MIPS架構研究及步進馬達控制系統晶片應用。利用演算法狀態機制Algorithmic State Machine (ASM)推演出系統晶片的行為、混合與結構模式，並以Verilog硬體描述語言來進行設計，最後配合SynaptiCAD模擬與現場可程式邏輯陣列FPGA快速成型驗證於步進馬達控制電路之應用。

關鍵詞：MIPS，ASM，Verilog，FPGA

目錄

| | | | |
|------------------------|--|------------------|--|
| 封面內頁 簽名頁 授權書 | iii | 中文摘要 | iii |
|v | 英文摘要 | .vi | 誌謝 |
|vii | 目錄 | .ix | 圖目錄 |
|xi | 表目錄 | | |
| .xiii | 第一章 緒論 1.1 研究動機..... | 1.2 目的 | |
|2 | 第二章 文獻回顧 2.1 MIPS 架構 | 3 | 2.1.1 MIPS 的指令格式 |
|4 | 2.1.2 指令規劃 | 8 | 2.2 演算法狀態機(ASM) |
|9 | 2.2.1 純行為模式(Pure behavioral model) | 10 | 2.2.2 混合模式(Mixed model) |
|11 | 2.2.3 純結構(Pure structure model) | 13 | 2.3 FPGA |
|14 | 2.3.1 數位邏輯晶片之分類與比較 | 14 | 2.3.2 FPGA之構造 |
|17 | 2.3.3 可規劃邏輯區塊 | 18 | 2.3.4 輸入/輸出區塊 |
|21 | 2.3.5 可程式化之連接線 | 22 | 2.3.6 FPGA 軟體設計 |
|23 | 2.4 硬體描述語言 | 25 | 第三章 MIPS 程式設計與模擬 3.1 MIPS R2000 程式轉換 |
|27 | 3.2 MIPS 混合模式 | 32 | 3.3 MIPS 結構模式 |
|34 | 第四章 運用似MIPS架構發展一步進馬達控制系統晶片 4.1 不適當程式轉換比較 | 37 | 4.2 步進馬達 |
|39 | 4.2.1 步進馬達程式轉換 | 39 | 第五章 結論 |
|49 | 參考文獻 | 50 | 附錄A 似MIPS架構之步進馬達純行為模式程式碼 |
|53 | 附錄B 似MIPS架構之步進馬達混合模式程式碼 | 60 | |

參考文獻

- [1]Mark Holland, "Harnessing FPGAs for Computer Architecture Education," A thesis submitted in partial fulfillment, University of Washington, 2002.
- [2]Arnold, M.G., et al., "Behavior to Structure: Using Verilog and In - Circuit Emulation to Teach How An Algorithm Becomes Hardware," IEEE, Verilog HDL Conference, 1995, pp. 19-28.
- [3]Arnold, M.G., Verilog Digital Computer Design Algorithms into Hardware. Prentice Hall PTR, 2001, Chap. 1-4, pp. 1-176.
- [4]Carrica, D., et al., "Novel Stepper Motor Controller Based on FPGA Hardware Implementation," IEEE/ASME Transactions on Mechatronics, Volume: 8 Issue:1, 2003, pp. 120-124.
- [5]Daniel C., "CSCI 320 Computer Architecture Handbook on Verilog HDL," Hyde Computer Science Department Bucknell University Lewisburg, PA17837, 1997.
- [6]Arnold, M.G., et al., "Guidelines for safe simulation and synthesis of implicit style Verilog," IVC/VIUF, Proceedings, Verilog HDL Conference and VHDL International Users Forum, 1998, pp. 59 -66.
- [7]Arnold, M.G., et al., "A purely behavioral data structure for accurate high level timing simulation of synchronous designs," Verilog HDL Conference, 1994, pp. 101 -107.
- [8]Tyson S. Hall, et al., "System-on-a-Programmable-Chip Development Platforms in the Classroom," IEEE Georgia Institute of Technology,

Atlanta, GA 30332—0250, 2003.

[9]何忠誠，FPGA在主動電力濾波器控制器之設計與製作，國立雲林科技大學，碩士論文，2001。

[10]楊溢棋，以FPGA實現PID模糊控制晶片之設計，大葉大學，碩士論文，2002。

[11]曾志光 鄭光廷，計算機組織與設計 軟硬體介面，碁，2000，第三、五章，3-2~5-43。

[12]Kab Joo Lee, "Fault sensitivity analysis of a 32-bit RISC microprocessor," VLSI and CAD, ICVC '99. 6th International Conference, 1999, pp. 529 – 532.

[13]James R. Larus, "SPIM S20: A MIPS R2000 Simulator," Computer Sciences Department University of Wisconsin Madison, USA, 1990-1997.

[14]陳啟鏘，具高速算術運算能力之精簡指令集微控制器的設計，逢甲大學，碩士論文，2002。

[15]Bobda, C., "A rapid prototyping environment for distributed reconfigurable systems," Proceedings of the 13 th IEEE International Workshop on Rapid System Prototyping, 2002, pp. 153 – 158.

[16]Michael Gschwind, et al., "FPGA prototyping of a RISC processor core for embedded applications," Very Large Scale Integration (VLSI) Systems, IEEE Transactions on, 2001, pp. 241-250.

[17]洪肇聰，FPGA-Based 冷氣機數位式溫度控制IC 設計與實現，中興大學，碩士論文，2002。

[18]CIC reference, Cell-Based IC Design Concepts, 2003.

[19]www.xilinx.com.

[20]Gannot, G., et al., "Verilog HDL based FPGA design," Verilog HDL Conference, International, 1994, pp. 86-92.

[21]Cummings, C.E., "Verilog simulation of Xilinx designs," Verilog HDL Conference, International, 1994, pp. 93-100.