

The Investigation of Low Voltage High Speed CMOS Circuit on SOI Substrate

蔡政村、王木俊；王立民

E-mail: 9314893@mail.dyu.edu.tw

ABSTRACT

The thesis describes the SOI is applied to the inverter which input a small dynamic signal to get its power consumption, and speed. To compare the value of the small dynamic with the bulk MOS, the variability of channel length can be the main factor in order to get the best low power and high speed performance in the experiment. The shorter channel length is, the speed is faster. However, the power consumption will get more speed by carrier run in the channel length. So the thesis investigates to find the best value of the high speed and low power performance device under the power-speed product. According to the result, the best power- speed product performance with the channel length is 0.25um.

Keywords : 絕緣體上矽 ; 功率速度乘積 ; 高速度 ; 低功率消耗

Table of Contents

封面內頁 簽名頁 授權書	iii	中文摘要	iii
. iv 英文摘要	iv	v 誌謝	v
. vi 目錄	vi	vii 圖	vii
目錄	ix	表目錄	ix
. xii 第一章 簡介 1.1 序論	1	1.2 元件特性	1
. 2 1.3 低操作電壓	5	1.4 局部	5
電壓與晶格全空乏	5	1.5 低操作電壓	5
. 9 第二章 高速元件低功率設計 2.1 功率消耗	12	2.2 功率散失	12
在SOI元件上的考量	13	2.2.1 動態功率消耗	13
. 13 2.2.2 漏電流功率消耗	14	2.3 高速度效能	14
. 16 2.4 高速度元件在SOI上的考量	19	2.5 功率延遲乘積	19
. 26 第三章 模擬電路與其架構 3.1 模擬使用的電路	29	3.2 模擬對應功率	29
效能曲線圖	30	3.3 模擬對應速度效能圖	30
. 34 3.5 原始程式碼	39	3.6 模擬數據歸納 3.6.1 傳統的Bulk MOS	39
. 44 3.6.2 SOI元件應用於反相器之中	48	3.6.3 功率消耗在SOI與傳統MOS的比較	52
3.6.3 功率消耗在SOI與傳統MOS的比較	52	3.6.4 傳統元件在速度效能上比較	53
. 53 3.6.5 SOI元件在速度效能上比較	60	3.6.6 SOI元件在速度效能	60
上比	68	3.6.7 功率消耗跟速度的乘積	70
第四章 結論	70	參考文獻	70
. 71			

REFERENCES

[1] Fenouillet-Beranger, C.; et al. , " Characterization and simulation of STI isolation for 0.1 μ m partially-depleted SOI devices, SOI Conference, 2001 IEEE International , 1-4 Oct. 2001 Pages:87 - 88 J.J.Welser, " Nanoscale CMOS ", Proc.IEEE,vol.87,pp.537-570.Apr.1990.

[2] A.O.Adan, T.Naka, A. Kagisawa, and H.Shimizu, " SOI As a Mainstream IC Technology, " SOI Conference, 1998. Proceedings., 1998 IEEE International , 5-8 Oct. 1998 Pages:9 - 12 [3]James B.Kuo ; Ler-Wei Su " CMOS VLSI Engineerin Silicon-on-Insulator (SOI) " KLUWER ACADEMIC published , Boston. 1998.

[4] Mercha, A.; Rafi, J.M.; Simoen, E.; Augendre, E.; Claeys, C.; "Linear kink effect induced by electron valence band tunneling in ultrathin gate oxide bulk and SOI MOSFETS Electron Devices" , IEEE Transactions on , Volume: 50 , Issue: 7 , July 2003 Pages:1675 - 1682 [5] Delatte, P.; Brodeux, V.; Lorent, P.; Flandre, D " Comparison of 0.25 μ m bulk, PD and FD SOI CMOS implementations of a low-voltage low-power programmable DLL for linear delay generation " SOI Conference, 2000 IEEE International , 2-5 Oct. 2000 Pages:92 - 93 [6] Marshall, A.; Natarajan, S.; " PD-SOI and FD-SOI: a comparison of circuit performance " Electronics, Circuits and Systems, 2002. 9th International

Conference on , Volume: 1 , 15-18 Sept. 2002 Pages:25 - 28 vol.1 [7]J. P. Colinge, " Performances of low-voltage, low-power SOI CMOS Technology " Microelectronics, 1997. Proceedings., 1997 21st International Conference on , Volume: 1 , 14-17 Sept. 1997 Pages:229 - 236 vol.1 [8]Sun-Mo Kang Yusuf Leblebici; " CMOS Digital Integrated Circuits Analysis and Design " McGRAW HILL publish.2003 [9]Kaushik Roy, Sharcat C. Prasad " Low-Power CMOS VLSI Circuit Design :Chapter 2.3.1 Short-Circuit Dissipation " John Wiley Publishing, 2000 [10]Douglas A Pucknell Kamran Esragnian " Basic VLSI Design " Prentice Hall published, 1994 [11] Ying-Che Tseng; Huang, W.M.; Monk, D.J.; Welch, P.; Ford, J.M.; Woo, J.C.S.; " AC floating body effects and the resultant analog circuit issues in submicron floating body and body-grounded SOI MOSFET's " IEEE Electron Devices, 1999 Pages:1685 — 1692 [12] Pelloie, J.L.; Auberton-Herv, A.J.; Raynaud, C.; Faynot, O.; SOI technology performance and modeling IEEE Solid-State Circuits Conference 15-17 Feb. 1999 [13] Mercha, A.; Rafi, J.M.; Simoen, E.; Augendre, E.; Claeys, C " "Linear kink effect induced by electron valence band tunneling in ultrathin gate oxide bulk and SOI MOSFETS " IEEE Electron Devices, July 2003 Pages:1675 - 1682 [14] Berger, R.; Lyons, W.G.; Soares, A.; " A 1.3 GHz SOI CMOS test chip for low-power high-speed pulse processing " Solid-State Circuits, IEEE Journal of , Volume: 33 , Issue: 8 , Aug. 1998 [15] Marshall, A.; Natarajan, S.; PD-SOI and FD-SOI: a comparison of circuit performance Electronics, Circuits and Systems, 2002. 9th International Conference on , Volume: 1 , 15-18 Sept. 2002 Pages:25 - 28 vol.1 [16] Fiegna, C.; Abramo, A.; Simulation of tunneling gate current in ultra-thin SOI MOSFETs; Semiconductor Device Research Symposium, 2001 International , 5-7 Dec. 2001 Pages:110 — 113 [17] Knoch, J.; Lengeler, B.; Appenzeller, J.; Quantum simulations of an ultrashort channel single-gated n-MOSFET on SOI; Electron Devices, IEEE Transactions on , Volume: 49 , Issue: 7 , July 2002 Pages:1212 - 1218