

微影製程之疊對回授控制

劉德庠、陳俊達；張耀仁

E-mail: 9222161@mail.dyu.edu.tw

摘要

近年來隨著產業轉變的需求，半導體已成為台灣一項主要的產業，各種製程的改善也是急需迫切的，當關鍵尺寸逐漸縮小時，微影技術就更凸顯重要；當上一層與下一層曝光成像圖案層間有定位誤差時，就會產生疊對誤差。本研究首先探討疊對誤差之來源，可分為Interfield與Intrafield兩種，分析各個誤差係數所造成的原因與物理意義，並透過幾何圖表示，瞭解到各參數在圖形上的變化情況，以做為分析上的考量。一般文獻上在探討疊對誤差參數時，皆以最小平方法來計算其參數，然而當疊對誤差模型只考慮某些項時，其忽略估測項卻會影響參數估測的準確性，而本文研究的方法是將疊對誤差模型的分成可控制的參數項與不可控制的參數項，利用Lagrange的方法找出不可控制參數項的最大值，也就是找出整個不可控制項所能產生最大可能的誤差，進而再估出可控制項的參數，並與最小平方法作一比較。最後，由實際製程中量測機台所得到的數據資料，將其方法應用在實際例子上，以估測出區域的參數值與全域的參數值，透過兩者之間的比較，以瞭解整片晶圓曝光的情況，以作為幫助工程師的判斷，而達到改善製程品質、提昇設備總體效能的目標。

關鍵詞：疊對誤差；最小平方；Lagrange

目錄

封面內頁 簽名頁 授權書.....	iii	中文摘要.....	v	英文摘要.....
要.....	vi	誌謝.....	viii	目錄.....ix 圖目
錄.....	xi	表目錄.....	xiii	第一章 序論 1.1 研究動機與目的.....1 1.2
文獻回顧.....	2 1.3 研究方法.....	3 1.4 論文架構.....	4	第二章 微影製程與疊對誤差介紹 2.1 微影製程介紹.....5 2.2 疊對誤差模式.....15 第三章 研究方法 3.1 系統未知參數估測理論.....19 3.2 研究方法之推導.....21 3.2 參數估算之流程.....26 第四章 模擬結果與實際應用 4.1 數值模擬結果.....29 4.2 實際應用結果.....32 第五章 結論 5.1 綜合結論.....48 5.2 未來方向與展望.....49

參考文獻

- [1] Michael Quirk and Julian Serda, "Semiconductor Manufacturing Technology," pp.355-471, 2001.
- [2] Christopher Gould, "Advanced Process Control:Basic Functionality Requirements for Lithography," IEEE/SEMI Advanced Semiconductor Manufacturing Conference, 2001.
- [3] Perloff, D.S., "A Four-Point Electrical Measurement Technique for Characterizing Mask Superposition Errors on Semiconductor Wafer," IEEE Journal of Solid-State Circuits, Vol.SC-13, No.4, pp.436-444 , Augst, 1978.
- [4] MacMillen, D.and W.D.Ryden, "Analysis of image field placement deviations of a 5*microlithography reduction lens," Proceedings SPIE: Optical Micro-Lithography- Technology, Vol.334, PP.78-89, 1982.
- [5] C. K. Peski, "Minimizing Patter Registration Error Through Wafer Stepper Matching Techniques," Solid State Technology, pp.111-115, May 1982.
- [6] Fink, I., Neal Sullivan and James, S. Leaks, "Overlay Sample Plan Optimization for the Detection of Higher Order Contributions to Misalignment," SPIE Vol.2196 ,Integrated Circuit Metrology, Inspection, and process Control, VIII, pp.389-399, 1994.
- [7] Stauch, H., K.Simon, H.-V. Scheunemann and H.-L. Huber, "Impact of Chuck Flatness on Wafer Distortion and Stepper Overlay-Comparison of Experimental and FEM-Results," Microelectronic Engineering 23, pp.197-201, 1994.
- [8] Warren W.Flack, Gary E. Flores, Alan Walther and Manny Ferreira " A Reticle Correction Technique to Minimize Lens Distortion Effects," BACUS Symposium, 1994.
- [9] Zone-Ching LIN and Wen-Jang WU, "Multiple Linear Regression Analysis of the Overlay Accuracy Model," IEE,Vol.12, NO.2, May 1999.
- [10] Zone-Ching LIN and Wen-Jang WU, "Analysis of Overlay Accuracy Error Parameters," Proc.Natl.Sci.Counc.ROC Vol.22 NO2, PP.261-271, 1998.
- [11] D. Jian, M. Zhang "Yield Improvement Research on Modeling Overlay Error & Sampling Strategies," 2000.
- [12] 郭政達, "LEICA EBML300電子束直寫對準原理及記號辨識簡介", 奈米通訊, 2003.

- [13] 陳俊淇、范瑞雲、柯富祥," I-Line Stepper對準效率與曝光平 台之關係", 奈米通訊, 2003.
- [14] 莊達仁, "VLSI製造技術", 高利圖書有限公司 , 2002.
- [15] 張勁燕 , "半導體製成設備", 伍南圖書.
- [16] 李文猶、劉俊宏、蔡嘉鴻、楊朝全 , "半導體Overlay量測機 台之參數收集與分析系統", 機械工業雜誌, 2002/9, 234期.
- [17] M. van den Brink, C. de Mol and R. George, "Matching Performance for Multiple Wafer Steppers Using an Advanced Metrology Procedure, " Proceeding SPIE 921: Integrated Circuit Metrology, Inspection and Process Control II, 1988.
- [18] W. H. Arnold, "Image placement differences between 1:1 projection aligners and 10:1 reduction wafer steppers, " Proceedings SPIE: Opt. Microlith., Vol.394, pp.87-98, 1983.
- [19] J. Armitage, "Analysis of Overlay Distortion Patterns, " Proceedings SPIE 921:Integrated Circuit Metrology Inspection and Process Control II, 1988.
- [20] M. van den Brink, C. de Mol and R. George, "Matching Performance for Multiple Wafer Steppers Using an Advanced Metrology Procedure, " Proceedings SPIE 921:Integrated Circuit Metrology Inspection and Process Control II, 1988.
- [21] Karl Johan Astrom Bjorn,"Adaptive Control",pp.43-55 [22] 方崇智、蕭德云, "過程辨識", 儒林.
- [23] 趙清風, "控制之系統識別", 全華.
- [24] 韓增晉, "適應控制系統", 科技圖書股份有限公司.
- [25] Papila, M. and Haftka, R. T., "Uncertainty and Response Surface Approximations, " 42nd AIAA/ASME/ASCE/ASC Structures, Structural Dynamics, and Material Conference, Paper AIAA-01-1680, Seattle, WA, April 2001.
- [26] Papila, M., Papila N., Shyy, W., Haftka, R. T. and Fitz- coy, N. "Error-based Design Space Windowing, " 40th AIAA mAerospace Sciences Meeting and Exhibit, Paper AIAA-02- 0539, Reno, Nevada, January, 2002.
- [27] Myers, R. H., and Montgomery, D. C., "Response Surface Methodology Process and Product Optimization Using Designed Experiments, " New York: John Wiley & Sons, Inc., pp.208-279, 1995.