

A STUDY OF ESD PROTECTED CIRCUIT DESIGN AND LATCH UP EFFECT IMMUNITY

黃致遠、陳勛祥

E-mail: 9124931@mail.dyu.edu.tw

ABSTRACT

FOLLOWING THE INTEGRATED CIRCUIT PACKAGE DENSITY INCREASING, THE DIMENSION OF DEVICE ALSO SHRINK. THE DEVICE CHANNEL LENGTH OF INTEGRATED CIRCUIT DOWN TO DEEP SUBMICRON 0.1

M PROCESSES OR EVEN SMALLER. RELIABILITY ENGINEER ALWAYS PLAY A VERY IMPORTANT ROLE IN INTEGRATED CIRCUIT. IN THE PAST TIME, THE PROBLEM OF LATCH UP ALWAYS CONFUSES THE WORKER WHO DEAL WITH INTEGRATED CIRCUIT. SO EVERYONE WANT TO PREVENT THE PROBLEM OCCURS. IT COULD BE CONTROL FROM THE LAYOUT OR THE PROCESS. UNFORTUNATELY, IT DERIVES THE ANOTHER SERIOUS PROBLEM-ESD AFTER THE LATCH UP IMMUNITY IS IMPROVED AND THE DEVICE DENSITY IS INCREASED. THESE CHANGING ALWAYS TAKE EFFECT ON THE RELIABILITY OF INTEGRATED CIRCUIT. THERE ARE TWO PARTS INCLUDED IN THIS THESIS, ONE IS THAT WE USE TMAMEDICI TO FIND OUT THE BEST DESIGN RULE, AND WE ALSO ANALYSIS THE CURRENT FLOWLINE, THE DISTRIBUTION OF TEMPERATURE, LATCH UP IMMUNITY IN PROTECT DEVICE. THE OTHER WE ACHIEVE LVTSCR IN TSMC 0.35

M PROCESS. WE ANALYSIS THE CHIPS AND TEST THE ABILITY OF ESD PROTECTION. ACCORDING TO THE RESULT, IT WILL OBTAIN HOW TO DESIGN TRIGGERING VOLTAGE, HOLDING VOLTAGE, AND THE HOLDING CURRENT THAT CAN REACH 100MA OR EVEN MORE. WE ALSO TEST THE DUAL-DIRECT HIGH CURRENT TRIGGERING ESD PROTECT CIRCUIT OF IC. THE LOWEST OF NEGATIVE AND POSITIVE ESD PROTECTION ABILITY CONFIRMS INDUSTRY STANDARD.

Keywords : ESD,LATCH UP,SCR

Table of Contents

第一章 緒論 1.1 靜電放電的問題--P1 1.2 門鎖效應之影響--P2 1.3 論文架構--P4 第二章 靜電放電概述及測試 2.1 靜電的成因--P5 2.2 靜電放電破壞機制--P7 2.2.1 人體放電模型--P7 2.2.2 機器放電模型--P10 2.2.3 元件充電模型--P12 2.2.4 電場感應模型--P13 2.3 靜電放電測試程序--P13 2.3.1 靜電放電測試組合--P13 2.3.2 I/O PIN的靜電放電測試--P13 2.3.3 PIN TO PIN的靜電放電測試--P15 2.3.4 VDD-TO-VSS的靜電放電測試--P16 2.3.5 ANALOG PIN的靜電放電測試--P17 2.3.6 靜電放電測試故障臨界電壓值--P18 2.4 靜電放電測試的判定標準--P19 2.5 靜電放電測試結果判讀--P20 第三章 靜電放電保護電路基本元件 3.1 靜電放電保護電路概念--P21 3.2 電阻--P24 3.3 二極體--P25 3.4 雙載子接面電晶體--P27 3.5 金氧半場效電晶體--P29 3.6 砂控整流體--P33 第四章 門鎖效應的防制 4.1 門鎖效應的產生--P38 4.2 門鎖效應模擬--P40 4.2.1 門鎖效應結構模擬--P40 4.2.2 門鎖效應電性模擬結果--P42 4.3 門鎖效應的防制--P47 第五章 量測結果與討論 5.1 實驗樣品--P49 5.1.1 低電壓觸發砂控整流體(LVTSCR)--P49 5.1.2 雙向式ESD保護設計--P54 5.2 實驗步驟--P58 5.3 樣品電性分析--P59 5.3.1 低電壓觸發砂控整流體量測結果--P59 5.3.2 雙向式高電流觸發ESD保護電路設計--P61 5.4 抗ESD能力測試--P63 第六章 結論--P66 參考文獻--P68 附錄--P71

REFERENCES

- [1] YASUHIRO FUKUDA, KATSUHIRO KATO, AND EIICHI UMEMURA, "ESD AND LATCH UP PHENOMENA ON ADVANCED TECHNOLOGY LSI ", EOS/ESD SYMPOSIUM 96-76 , PP2.4.1- 2.4.9.
- [2] TERUO SUZUKI, SATOSHI SEKINO, SEIGO ITO, AND HIDEO MONMA, "ESD AND LATCH-UP CHARACTERISTICS OF SEMICONDUCTOR DEVICE WITH THIN EPITAXIAL SUBSTRATE", EOS/ESD SYMPOSIUM 98-199 , PP3A.6.1-3A.6.9
- [3] CHUNG-YU WU, MING-DOU KER, CHUNG-YUAN LEE, AND JOE KO, "A NEW ON-CHIP ESD PROTECTION CIRCUIT WITH DUAL PARASITIC SCR STRUCTURE FOR CMOS VLSI", IEEE JOURNAL OF SOLID-STATE CIRCUIT, VOL 27, NO.3 MARCH 1992, PP274-280
- [4] R.J. PLOWMAN, "ELECTROSTATIC DISCHARGE:A REVIEW," IEE COLLOQUIUM ESD(ELECTROSTATIC DISCHARGE) AND ESD COUNTER MEASURE(DIGEST NO.1995/06 , PP.1-8
- [5] "AMERICAN NATIONAL STANDARD GUIDE FOR ELECTROSTATIC DISCHARGE TEST METHODOLOGIES AND CRITERIA FOR ELECTRONIC

- EQUIPMENT"ACCREDITED STANDARDS COMMITTEE ON ELECTROMAGNETIC COM -PATIBILITY, C63, USA.
- [6]L.VAN,ROOZENDAL,A.AMERASEKERA,P.BOS,W.BAELDS,F.BONTEKOE,P.KERSTEN,E.KORMA,P.KERSTEN,E.KORMA,P.ROMMERS,P.KRYS.WEBER, AND P.ASHBY, "STANDARD ESD TESTING OF INTEGRATED CIRCUIT. "EOS/ESD SYMPOSIUM PROCEEDING, EOS-12,PP.119-130,1990.
- [7]柯明道 ,陳東暘"次微米互補式金氧半積體電路之靜電防護".CCL TECHNICAL JOURNAL 9.5.,PP.85 -96 1997.
- [8]MIL-STD-883C METHOD 3015.7,"MILITARY STANDARD TEST METHODS AND PROC.FOR MICROELECTRON -ICS ", DEPT. OF DEFENSE, WASHINGTON, D. C., U.S.A., 1989.
- [9]JEDC STANDARD JESD22-A114-B " ELECTROSTATIC DISCHARGE (ESD) SENSITIVITY TESTING HUMAN BODY MODEL(HBM). " JEDEC SOLID STATE TECHNOLOGY ASSOCIATION, JUNE 2000 .
- [10]JEDC STANDARD JESD22-A114-B"ELECTROSTATIC DISCHARGE (ESD) SENSITIVITY TESTING MACHINE MODEL (MM). " JEDEC SOLID STATE TECHNOLOGY ASSOCIATION, JUNE 2000 .
- [11]李文明, " 功率MOS元件ESD破壞可靠性分析之研究" 大葉大學,2000 [12]朱季齡, " 功率MOS元件ESD保護電路設計之研究" 大葉大學,2000 [13]ALBERT Z.WANG , CHEN H.TSAY AND QING W.SHAN, "A NOVEL DUAL-DIRECTION IC ESD PROTECTION DEVICE" , PROCEEDINGS OF 7TH IPFA'99 , SINGAPORE , PP151-155.
- [14]MEDICI, VERSION 4.0 USER'S MANUAL , TECHNOLOGY MODELING ASSOCIATES , INC. , OCTOBER 1997 [15]MING-DOU KER,HUN-HSIEN CHANG,"HOW TO SAFELY APPLY THE LVTSCR FOR CMOS WHOLE -CHIP ESD PROTECTION WITHOUT BEING ACCIDENTALLY TRIGGERED ON " , EOS/ESD SYMPOSIUM 98-72, 2A.3. 1-2A.3.14..
- [16]H.GOBNER,T.MULLER,K.EESMARK AND M.STECHER,"WIDE RANGE CONTROL OF THE SUSTAINING VOLTAGE OF ESD PROTECTION ELEMENTS REALIZED IN A SMART POWER TECHNOLOGY",EOS/ESD SYMPOSIUM 99-19, 1A.3.1-1A.3.9