

Hazard Filtering Technique for Low-Power Circuit Design

鄭福財、洪進華

E-mail: 9121431@mail.dyu.edu.tw

ABSTRACT

The close relationship between power consumption and heat dissipation makes low-power design techniques important knowledge for every CMOS designer. Of course, low-power circuit design is especially important in battery-operated systems like cellular telephones, personal digital assistants (PDA), wristwatches, hearing aids, pocket calculators, pagers and prospectively the handheld multi-media terminal. Battery-powered systems require consuming low power, so it is important to avoiding unnecessary activity to save the energy. This is the reason why we introduce the hazard elimination technique to achieve the low power consumption. Note that, eliminating hazard not only decreases the power consumption, but also reduces the function errors of circuits. The organization of this thesis is as follows. Chapter 1 introduces the low power developing condition and feature. Chapter 2 introduces the cause of the power consumption, and proceeds with the methods of reducing power consumption. Chapter 3 introduces three kinds of hazard (i.e., static-1 hazard, static-0 hazard, and dynamic hazard) and hazard filtering techniques. In chapter 4, we use a full adder as an example to illustrate our method, thinking about architecture, circuit design, flooring layout, and routing for the purpose of obtaining low-power and high-speed circuits. We simulate the circuits using Hspice simulator. The chip is fabricated in TSMC 0.35um technology. Finally, we make a conclusion in Chapter 5. Keywords: low power circuit design, hazard

Keywords : low power circuit design ; hazard

Table of Contents

封面內頁 簽名頁 授權書	iii	中文摘要.....	v
.....iv 英文摘要	v	誌謝	ix
.....vii 目錄.....	ix	圖目錄	xiii
.....xi 表目錄.....	xiii	第一章 簡介.....	1
.....1 1.1背景	1	1.2達成功率最佳化設計之各種不同層次的考量	2
.....6 第二章 功率技術.....	6	2.1功率消耗的基本原理	6
.....6 2.1.1靜態功率消耗.....	6	2.1.2切換功率消耗	8
.....10 2.1.3短路功率耗損	10	2.1.4其它功率探討	13
.....16 2.2低功率技術.....	16	2.2.1電源電壓縮小	17
.....17 2.2.2減少切換活動力	17	2.2.3減少交換電容	19
.....21 2.2.4突波濾波	21	2.2.5絕緣邏輯	24
.....25 2.2.6能源循環	25	2.2.6能源循環	27
.....27 第三章 突波濾波技術	27	3.1突波種類.....	28
.....28 3.1突波種類.....	28	3.2消除突波的	28
.....29 3.2.1卡諾圖方法	29	3.2.2降	29
.....33 3.2.2調整閘尺寸與插入緩衝器	33	3.2.3調整閘尺寸與插入緩衝器	36
.....36 3.2.4信號傳輸圖	36	3.2.5平衡電路中各分枝的信號延遲時間	39
.....41 第四章 實例之電路模擬與	41	4.1全加器電路之設計與模擬.....	45
.....45 4.1全加器電路之設計與模擬.....	45	4.2電路實作與量測	48
.....48 4.2.1佈局考量因素	48	4.2.2晶片量測	48
.....51 第五章 結論	51	5.1 參考文獻.....	55
.....55 參考文獻.....	55	附錄.....	60
.....56 附錄.....	56		60

REFERENCES

- [1]Luca Benini, Giovanni De Micheli, and Enrico Macii, " Designing Low-Power Circuit: Practical Recipes, " IEEE Circuits and systems Magazine, Vol. 1, No. 1, PP. 6~25, 2001.
- [2]Abdellatif Bellaouar and Mohamed I. Elmasry, " Low-Power Digital VLSI Design Circuit and System " , Toppan Kluwer, 1996.
- [3]Sung-Mo Kang and Yusuf Leblebigi, " CMOS Digital Integrated Circuits Analysis and Design " , McGraw-Hill, 1999.
- [4]H. J. M. Veendrick, " Short-Circuit Dissipation of Static CMOS Circuitry and Its Impact on the Design of Buffer Circuits, " IEEE J.

Solid-State Circuits, Vol. 19, No. 4, PP. 468~473, August 1984.

- [5]S. M. Kang, " Accurate Simulation of Power Dissipation in VLSI Circuits, " IEEE J. Solid-State Circuits, Vol. 21, No. 5, PP. 889~891, October 1986.
- [6]G. J. Fisher, " An Enhanced Power Meter for SPICE2 Circuit Simulation, " IEEE Trans. Computer-Aided Design, Vol. 7, PP. 641~643, May 1988.
- [7]G. Y. Yacoub and W. H. Ku, " An Enhanced Technique for Simulating Short-Circuit Power Dissipation, " IEEE J. Solid-State Circuits, Vol. 24, No. 3, PP. 844~847, June 1989.
- [8]S. Borkar, " Design Challenges of Technology Scaling " , IEEE Micro, Vol. 19, No. 4, PP. 23-29, July-August 1999.
- [9]S. Thompson, P. Packan, and M. Bohr, " Mos Scaling: Transistor Challenges for the 21st Century " , Intel Technology Journal, Q3, 1998.
- [10]S. Thompson, P. Packan, and M. Bohr, " MOS Scaling: Transistor Challenges for the 21st Century " , Intel Technology Journal, Q3, 1998.
- [11]C. Piguet, J.-M. Masgonty, S. Cserveny, and E. Dijkstra, " Low-Power Low-Voltage Digital CMOS Cell Design, " in Proc. PATMOS ' 94, Barcelona, Spain, PP. 132~139, October 1994.
- [12]N. Ohkubo, " A 4.4ns CMOS 54*54-b Multiplier using Pass-Transistor Multiplex, " IEEE J. Solid-State Circuits, Vol. 30, PP. 251~257, March 1995.
- [13]R. Zimmermann and W. Fichtner, " Low-Power Logic Styles CMOS Versus Pass-Transistor Logic, " IEEE J. Solid-State Circuits, Vol. 32, No. 7, PP. 1079~1090, July 1997.
- [14]C. Piguet, J. M. Masgonty, P. Mosch, C. Arm, and V. von Kaenel, " Low-Power Low-Voltage Standard Cell Libraries, " in Proc. Low Voltage-Low Power Workshop, ESSCIRC ' 95, Lille, France, Sept. 1995.
- [15]R. Rogenmoser, H. Kaselin, and N. Felber, " The Impact of Transistor Sizing on Power Efficiency in Submicron CMOS Circuits, " in Proc. 22nd European Solid-State Circuit Conf., Neuchatel, Switzerland, Sept. 1996.
- [16]Fu-Tsai Cheng, Tsung-Huan Chuang, and Jin-Hua Hong, " Hazard Filtering Technique for the Prevention of Electric Magnetic Interference, " 2001 Taiwan EMC Conference Broadband Narrowband EMI, PP.202~205, October 2001.
- [17]Fu-Tsai Cheng, Yu-Jin Chen, Yi-Chi Yang, and Jin-Hua Hong, " Hazard Filtering Technique for the Low-Power Wireless Communication, 2001 Cross Strait Wireless Communication Conference, N902038, December 2001.
- [18]John F. Wakerly, " Digital Design Principles and Practices, " Combinational logic design principles, Vol. 3, No. 1, PP. 207~230, 1990.
- [19]Dirk Rabe, Wolfgang Nebel, " Short Circuit Power Consumption of Glitches, " ISLPED Monterey CA USA, PP. 125~128, 1996.
- [20]D. Rabe, " New Approach in Gate-Level Glitch Modeling, " EURO-DAC, 1996.
- [21]Young-Hwan Yun, Ho-Jung Yoo, Seog-Heon Ham, Young-Jun Kim, and Yong-Hee Lee, " A Filter for Low EMI and Low Noise, " The First IEEE Asia Pacific Conference on 1999, PP. 17~20, 1999.
- [22]T. Steinecke, " Design-In for EMC on CMOS Large-Scale Integrated Circuits, " 2001 EMC International Symposium on Electromagnetic Compatibility, Vol. 2, PP. 910~915, 2001.
- [23]Masakazu Shoji, " CMOS Digital Circuit Technology, " Prentice Hall, Vol. 26, No. 5-6, PP. 403~407, 1988.
- [24]S. Kim, J. Kim and S. Y. Hwang, " New path balancing algorithm for glitch power reduction, " IEE Proc-Circuits Devices System, Vol. 148, No. 3, PP. 151~156, June 2001.
- [25]Sachio Hayashi and Masaaki Yamada , " Noise Analysis Under ASIC Design Environment, " IEEE Computer-Aided Design of Integrated Circuits and Systems, Vol. 19, No. 11 , PP. 1337~1346, November 2000.
- [26]J. Gong and Eddie M. C. Wong, " Verification of Asynchronous Circuits with Bounded Inertial Gate Delays, " Test Symposium ATS '98. Proceedings, PP. 399~401, 1998.
- [27]Vishwani D. Agrawal, " Low-Power Design by Hazard Filtering, " 10th International Conference on VLSI Design, PP. 193~197, January 1997.
- [28]S. H. Unger, " Asynchronous Sequential Switching Circuits, " Wiley Inter-science, New York, 1969.
- [29]Charles H. Roth, " Fundamentals of Logic Design, " West Publishing Company, Vol. 2, No. 1~6, PP. 653~675, 1992.
- [30]Hasan Krad, " Multilevel Combinational Circuits and Hazard Detection, " Proc. IEEE Southeastcon, Vol. 1.2, PP. 573~575, 1992.
- [31]Hanho Lee and Gerald E. Sobelman, " A New Low-Voltage Full Adder Circuit, " Proc. 7th Great Lakes Symposium on VLSI, PP. 88~92, 1997.
- [32]Wayne Wolf, " Modern VLSI Design Systems on Silicon, " Prentice-Hall PTR, Vol. 3.4, PP. 138~141, 1998.