

A Study of Injection Efficiency Performance in P-Flash Memories for Different S/D Engineerings

陳筱玲、陳勝利

E-mail: 9025043@mail.dyu.edu.tw

ABSTRACT

The scale-down technology of integrated circuit change with each passing day for that the semiconductor technology develop continually. According to the internet is in vogue and the telecommunication develop vigorously, it will be more and more important for the demand of complex figure of the requirement for the personal computer, the most popular memory is flash memory. It is because that voice and data processing of pronunciation. So we need to develop much higher speed central processing unit (CPU) and micro-controller. Only faster, cheaper and more electricity-saving memory can show the characteristic of high speed circuit. Besides the DRAM and SRAM flash memory has advantages of non-volatility, electricity-saving and smaller size. Especially suit for portable data which needs to save for a long time. Injection efficiency performance in the P-Flash memories for different S/D engineerings will be investigated in this work. The performance of injection efficiency responds to programming time as well as the device is good or not. There are two ways to improve injection efficiency. One is change the way to program as well as the different bias conditions. The other one is to be improved their structure. With different S/D profiles, four kinds of cell structures were develop for the flash memory, and the corresponding injection efficiency of these devices were also to be explained in term of lateral and vertical electrical fields. Furthermore, not only good performance but also good reliability, such as the endurance, are important factors for the non-volatile memories.

Keywords : SRAM ; DRAM ; Flash Memery

Table of Contents

封面內頁 簽名頁 授權書	iii 中文摘要
iv 英文摘要	v 誌謝
vi 目錄	vii 圖目錄
x 表目錄	xi 第一章緒論
1 1.1 非揮發性記憶體特性	1 1.2 非揮發性記憶體種類
1 1.3 本文提要	3 第二章元件注入模型
5 2.1 CHE Model	5 2.1.1 Lucky Electron Model
2.1.2 Impact Ionization Model	10 2.2 BTBT Model
13 2.2.1能障與橫向電場/溫度的關係	13 2.2.1電位與電場
13 2.2.2能障與橫向電場/溫度的關係	15 2.2.3帶對帶穿透電流
17 2.3 F-N Model	18 第三章可靠性問題
23 3.1可靠性問題的種類	23 3.1.1電荷儲存
衰退	23 3.1.2穿透氧化層
26 3.1.3干擾	27 3.2 解決方式
30 3.2.1穿透氧化層方面	30 3.2.2介電層方面
30 3.2.1穿透氧化層方面	30 3.2.3汲極源極方面
31 第四章元件製程與操作過程	33 4.1 元件製程
34 4.2 寫入操作過程	38 4.3 臨限電壓的量測
39 第五章量測結果與討論	40 5.1 實驗樣品
40 5.2寫入效率模擬	42 5.3寫入效率量測
與討論	50 5.4結果
51 第六章結論	57 參考文獻
58 附錄	61

REFERENCES

- [1] C. Hu, S. C. Tam, F. C. Hsu, P. K. Ko, T. Y. Chan, and K. W. Terrill, "Hot-electron-induced MOSFET degradation-Model, monitor, and improvement," IEEE J. Solid-State Circuits, vol. SC-20, pp. 295-305, 1985.
- [2] S. Tam, P. K. Ko, C. Hu, and R. S. Muller, "Correlation between substrate and gate currents in MOSFET's," IEEE Trans. Electron Devices, Vol. ED-29, pp. 1740-1744, 1982.

- [3] J. J. Yang, S. S. Chung, P. C. Chou, C. H. Chen, and M. S. Lin, " A new approach to modeling the substrate current of pre-stressed and post-stressed MOSFET ' s, " IEEE Trans. Electron Devices, Vol. 42, pp. 1113-1118, 1993.
- [4] T. Endoh, R. Shirota, M. Momodomi, and F. Masuoka, " An accurate model of subbreakdown due to band-to-band tunneling and some applications, " IEEE Trans. Electron Devices, Vol.37, No.1, pp.290-296, January 1990.
- [5] K. F. You and C. Y. Wu, " A new quasi-2D model for hot-carrier band-to-band tunneling current, " IEEE Trans. Electron Devices, Vol.46, No.6, pp.1174-1179, June 1999.
- [6] C. D. Thurmond, " The standard thermodynamic function of formation of electron and holes in Ge, Si, GaAs and GaP, " J. Electrochem. Soc., Vol.122, No.8, pp.1133-1141, August 1975.
- [7] E. O. Kane, " Zener tunneling in semiconductors, " J. Phys. Chem. Solids, vol.12, pp.181-188, 1959.
- [8] H. J. Peifer, B. Meinerzhagen, R. Thoma, and W. L. Engl, " Evalution of Impact Ionization Modeling in The Framework of Hydrodynamic Equations, " IEEE IEDM, vol. 91, pp.131~134, 1991.
- [9] K. R. Hofmann, C. Werner, W. Weber, and G. Dorda, " Hot-electron and hole-emission effects in short n-channel MOSFET ' s, " IEEE Trans. Electron Devices, vol.ED-32, pp.691, 1985.
- [10] N. Goldsman and J. Frey, " Electron energy distribution for calculation of gate current in MOSFET ' s, " Solid-State Electron., vol.31, pp.1089~1093, 1988.
- [11] V. N. Kynett, A. Baker, M. Fandrich, G. Hoekstra, O. Jungroth, J. Kreifels, and S. Wells, " An in-system reprogrammable 256K CMOS Flash memory, " Proc. IEEE ISSCC Dig. Tech. Pap., pp.132-133, 1988.
- [12] M. Aminzadeh et al., " Conduction and charge trapping in polysilicon-silicon nitride-oxide-silicon structures under positive gate bias, " IEEE Trans. Elect. Dev., vol.ED-35, p.459, 1988.
- [13] S. Tam, F. C. Hsu, C. Hu, R. S. Muller, and P. K. Ko, " Hot-electron currents in very short channel MOSFET ' s, " IEEE Electron Device Lett., vol.EDL-4, pp.7-11, 1983.
- [14] James E. Chung, Min-Chie Jeng, James E. Moon, Ping-Keung Ko, and Chenming Hu, " Low-voltage hot electron currents and degradation in deep-submicrometer MOSFET ' s " IEEE Trans. Electron Devices, ED-37, pp.1651-1656, 1990.
- [15] C. Fiegna, F. Venturi, M. melanotte, E. Sangiorgi, B. Ricco, " Simple and efficient modeling of EPROM writing ", IEEE Trans. Electron Devices, ED-38, p.603~608, 1991.
- [16] Seiichi Mori, Eiji Sakagami, Hitoshi Araki, Yukio Kaneko, Kazuhito Narita, Yoichi Ohshima, Norhisa Arai, and Kuniyoshi Yoshikawa. " ONO inter-poly dielectric scaling for nonvolatile memory applications, " IEEE Trans. Electron Devices, vol. 38, no.2, pp.545, Feb. 1991.
- [17] Dieter K. Schroder, " Semiconductor material and device characterization ", John Wiley, New York, pp.183-184, 1990.