

p型快閃記憶體源/汲極結構影響注入效率之研究=a study of injection efficiency performance in p-flash memories for different

陳筱玲、陳勝利

E-mail: 9025043@mail.dyu.edu.tw

摘要

隨著半導體技術不斷地快速發展，積體電路的微縮技術日新月異。網際網路盛行，電信通訊蓬勃發展，對於複雜的圖形及語音資料處理需求日愈重要，因此需不斷地開發更高速的中央處理器及微控制器。只有更快速，更便宜且更省電的記憶體，才能充分展現這些高速電路的特性。除了個人電腦需求最大的動態隨機存取記憶體(DRAM)及靜態隨機存取記憶體(SRAM)外，最普遍的記憶體就屬快閃記憶體了(Flash Memory)。快閃記憶體因為具有非揮發性，省電及尺寸小的優勢，特別適合儲存需長時間保存的可攜帶式資料。本論文主要在探討不同的源極/汲極結構的P型快閃記憶體對注入效率的影響，因為注入效率的好壞，反映著寫入的時間，也就是此元件的性能好壞。改善注入效率的方式通常朝兩方面著手：一個是寫入方式的改善，也就是偏壓條件的不同，另一個就是改良元件結構，因此我們舉出四種不同結構的快閃記憶體元件，比較它們的注入效率。此外，在研究過程中，除了高性能外，高可靠度也是設計的重要考量因素，因此在本論文中也對可靠度問題做了一些探討。

關鍵詞：動態隨機存取記憶體；靜態隨機存取記憶體；快閃記憶體

目錄

封面內頁 簽名頁 授權書	iii 中文摘要		
iv 英文摘要	v 謝謝		
vi 目錄	vii 圖目錄		
x 表目錄	xi 第一章緒論		
1.1.1 非揮發性記憶體特性	1.1.2 非揮發性記憶體種類		
1.1.3 本文提要	3 第二章元件注入模型		
5.2.1 CHE Model	5.2.1.1 Lucky Electron Model	5	
2.1.2 Impact Ionization Model	10 2.2 BTBT Model	13	2.2.1 電位與電場
13 2.2.2 能障與橫向電場/溫度的關係	15 2.2.3 帶對帶穿透電流		
17 2.3 F-N Model	18 第三章可靠性問題		
23 3.1 可靠性問題的種類	23 3.1.1 電荷儲存	23 3.1.2 穿透氧化層衰退	
26 3.1.3 干擾	27 3.2 解決方式		
30 3.2.1 穿透氧化層方面	30 3.2.2 介電層方面	30 3.2.3 汲極源極方面	
31 第四章元件製程與操作過程	33 4.1 元件製程		
34 4.2 寫入操作過程	38 4.3 臨限電壓的量測		
39 第五章量測結果與討論	40 5.1 實驗樣品		
40 5.2 寫入效率模擬	42 5.3 寫入效率量測	50 5.4 結果與討論	
51 第六章結論	57 參考文獻		
58 附錄	61		

參考文獻

- [1] C. Hu, S. C. Tam, F. C. Hsu, P. K. Ko, T. Y. Chan, and K. W. Terrill, "Hot-electron-induced MOSFET degradation-Model, monitor, and improvement," IEEE J. Solid-State Circuits, vol. SC-20, pp. 295-305, 1985.
- [2] S. Tam, P. K. Ko, C. Hu, and R. S. Muller, "Correlation between substrate and gate currents in MOSFET's," IEEE Trans. Electron Devices, Vol. ED-29, pp. 1740-1744, 1982.
- [3] J. J. Yang, S. S. Chung, P. C. Chou, C. H. Chen, and M. S. Lin, "A new approach to modeling the substrate current of pre-stressed and post-stressed MOSFET's," IEEE Trans. Electron Devices, Vol. 42, pp. 1113-1118, 1993.
- [4] T. Endoh, R. Shirota, M. Momodomi, and F. Masuoka, "An accurate model of subbreakdown due to band-to-band tunneling and some applications," IEEE Trans. Electron Devices, Vol. 37, No. 1, pp. 290-296, January 1990.

- [5] K. F. You and C. Y. Wu, " A new quasi-2D model for hot-carrier band-to-band tunneling current, " IEEE Trans. Electron Devices, Vol.46, No.6, pp.1174-1179, June 1999.
- [6] C. D. Thurmond, " The standard thermodynamic function of formation of electron and holes in Ge, Si, GaAs and GaP, " J. Electrochem. Soc., Vol.122, No.8, pp.1133-1141, August 1975.
- [7] E. O. Kane, " Zener tunneling in semiconductors, " J. Phys. Chem. Solids, vol.12, pp.181-188, 1959.
- [8] H. J. Peifer, B. Meinerzhagen, R. Thoma, and W. L. Engl, " Evalution of Impact Ionization Modeling in The Framework of Hydrodynamic Equations, " IEEE IEDM, vol. 91, pp.131~134, 1991.
- [9] K. R. Hofmann, C. Werner, W. Weber, and G. Dorda, " Hot-electron and hole-emission effects in short n-channel MOSFET ' s, " IEEE Trans. Electron Devices, vol.ED-32, pp.691, 1985.
- [10] N. Goldsman and J. Frey, " Electron energy distribution for calculation of gate current in MOSFET ' s, " Solid-State Electron., vol.31, pp.1089~1093, 1988.
- [11] V. N. Kynett, A. Baker, M. Fandrich, G. Hoekstra, O. Jungrath, J. Kreifels, and S. Wells, " An in-system reprogrammable 256K CMOS Flash memory, " Proc. IEEE ISSCC Dig. Tech. Pap., pp.132-133, 1988.
- [12] M. Aminzadeh et al., " Conduction and charge trapping in polysilicon-silicon nitride-oxide-silicon structures under positive gate bias, " IEEE Trans. Electr. Dev., vol.ED-35, p.459, 1988.
- [13] S. Tam, F. C. Hsu, C. Hu, R. S. Muller, and P. K. Ko, " Hot-electron currents in very short channel MOSFET ' s, " IEEE Electron Device Lett., vol.EDL-4, pp.7-11, 1983.
- [14] James E. Chung, Min-Chie Jeng, James E. Moon, Ping-Keung Ko, and Chenming Hu, " Low-voltage hot electron currents and degradation in deep-submicrometer MOSFET ' s " IEEE Trans. Electron Devices, ED-37, pp.1651-1656, 1990.
- [15] C. Fiegna, F. Venturi, M. melanotte, E. Sangiorgi, B. Ricco, " Simple and efficient modeling of EPROM writing ", IEEE Trans. Electron Devices, ED-38, p.603~608, 1991.
- [16] Seiichi Mori, Eiji Sakagami, Hitoshi Araki, Yukio Kaneko, Kazuhito Narita, Yoichi Ohshima, Norhisa Arai, and Kuniyoshi Yoshikawa, " ONO inter-poly dielectric scaling for nonvolatile memory applications, " IEEE Trans. Electron Devices, vol. 38, no.2, pp.545, Feb. 1991.
- [17] Dieter K. Schroder, " Semiconductor material and device characterization ", John Wiley, New York, pp.183-184, 1990.