

# 電腦風扇驅動IC輸出埠ESD能力改善之研究=a study of esd immunity improvemnet for the output driver in computer fan ics

范德安、陳勝利

E-mail: 9019861@mail.dyu.edu.tw

## 摘要

本論文係針對具有大電流驅動能力之電腦風扇驅動IC輸出埠(Output Buffer)，做了抗HBM (Human Body Model) 靜電放電破壞(Electrostatic Discharge, ESD) 的能力測試，其中並設計不同佈局參數、結構之保護電路，做為改善輸出埠ESD能力之研究。從測試結果發現，此大面積的電腦風扇驅動IC輸出埠對於PS Mode ESD電壓有較低的免疫能力，因此我們選擇了厚場氧化元件(Field-Oxide Device, FOD)及寄生的矽控閘流體(Silicon Controlled Rectifier, SCR) 做為保護電路元件，並將保護電路的元件裝置在Output Pad、VDD與Output Pad、Ground之間，以達全晶片防護的目的。使用TSMC 0.6um製程所設計的FOD保護電路元件時，在通道長度L = 4um，並且閘極有耦合的情況下，以及具有大基極電阻時，對於PS Mode ESD能力有明顯的改善；而低電壓觸發的SCR (Low Voltage Trigger SCR, LVTSCR) 同樣在drain-tap寬度4um時，在PS Mode ESD能力亦有非常明顯的改善。

關鍵詞：輸出緩衝埠；人體放電模式；靜電放電破壞；厚場氧化元件；矽控閘流體；低電壓觸發矽控閘流體

## 目錄

封面內頁 簽名頁 授權書 . . . . .	iii 中文摘要 . . . . .
iv 英文摘要 . . . . .	v 誌謝 . . . . .
vi 目錄 . . . . .	vii 圖目錄 . . . . .
ix 表目錄 . . . . .	
xii 第一章 緒論 . . . . .	1 1.1 靜電放電之影響 . . . . .
1 1.2 輸出緩衝器之靜電問題 . . . . .	2 1.3 本文提要 . . . . .
第二章 靜電放電概述及測試 . . . . .	7 2.1 靜電的產生 . . . . .
靜電放電模式 . . . . .	8 2.2.1 人體放電模式 . . . . .
式 . . . . .	9 2.2.2 機器放電模
11 2.2.3 元件充電模式 . . . . .	12 2.2.4 電場感應模式 . . . . .
13 2.3 靜電放電測試組合 . . . . .	13 2.3.1 I/O Pin的靜電放電測試 . . . . .
14 2.3.2 Pin to Pin的靜電放電測試 . . . . .	15 2.3.3 VDD to VSS的靜電放電測試 . . . . .
Pin的靜電放電測試 . . . . .	17 2.3.4 Analog
17 2.4 靜電放電破壞之測試程序 . . . . .	18 2.5 靜電放電破壞之失效
判定 . . . . .	20 第三章 ESD保護電路之基本
元件 . . . . .	22 3.1 ESD保護電路之概念 . . . . .
22 3.2 電阻 . . . . .	22 3.2 電阻 . . . . .
24 3.3 二極體 . . . . .	24 3.4 雙載子電晶體 . . . . .
26 3.5 MOS電晶體 . . . . .	29 3.6 厚場氧化元件 . . . . .
32 3.7 矽控閘流體 . . . . .	34 第四章 輸出埠之ESD保護電路設計 . . . . .
41 4.1 輸出埠之ESD保護電路設計 . . . . .	41 4.2 結果與討論 . . . . .
54 第五章 結論 . . . . .	62 參考文獻 . . . . .
63 附錄 . . . . .	66

## 參考文獻

- [1]E. Ajith Amerasekera, Farid N. Najm, "Failure Mechanisms in Semiconductor Devices", Second Edition, pp.71~77, 1998.
- [2]周煌程, "CMOS輸出緩衝器的設計," 電腦與通訊, 第52期, pp. 72-77, 1996.
- [3]C. Duvvury and A. Amerasekera, "ESD: A pervasive reliability concern for IC technologies," Proc. of IEEE, vol. 81, no. 5, pp. 690-702, 1993.
- [4]A. Amerasekera and C. Duvvury, "The impact of technology scaling on ESD robustness and protection circuit design," EOS/ESD Symp. Proc., EOS-16, pp. 237-245, 1994.
- [5]C. Duvvury, R. Mcphee, D. Baglee, and R. N. Rountree, "ESD protection in lum CMOS technologies," Proc. of IRPS, pp. 199-205, 1986.
- [6]C. Duvvury, R. N. Rountree, Y. Fong, and R. A. Mcphee, "ESD phenomena and protection issues in CMOS output buffers," Proc. of IRPS, pp. 174-180, 1987
- [7]C. Duvvury and R. N. Rountree, "Output ESD protection techniques for advanced CMOS process," EOS/ESD Symp.

- Proc., pp. 206-211, 1988.
- [8]S. Aur, A. Chatterjee, and T. Polgreen, "Hot-electron reliability and ESD latent damage," IEEE Trans. Electron Devices, vol. 35, no. 12, pp. 2189-2193, 1988.
- [9]Y. Smooha, "ESD protection for output buffers," US Patent #4990802, 1991.
- [10]D. B. Scott, P. W. Bosshart, and J. D. Gallia, "Circuit to improve electrostatic discharge protection," US patent #5019888, 1991.
- [11]G. N. Roberts, "Output ESD protection circuit," US Patent #5218222, 1993.
- [12]Ajith Amerasekera, Charvaka Duvvury, "ESD in Silicon Integrated Circuits", John Wiley & Sons, 1996.
- [13]R. N. Rountree, C. L. Hutchins, "NMOS protection circuitry," IEEE Tran. Electron Devices, ED-32, pp. 910-917, 1985.
- [14]R. McPhee, C. Duvvury, R. Rountree, H. Domingos, "Thick oxide ESD performance under process variation," EOS/ESD Symp. Proc., pp. 173-179, 1986.
- [15]D. Wilson, H. Domingos, M. M. S. Hassan, "Electrical overstress in nMOS silicided devices," EOS/ESD Symp. Proc., pp. 265-273, 1987.
- [16]A. Patella, and H. Domingos, "A design methodology for ESD protection networks," EOS/ESD Symp. Proc., pp. 24-33, 1985.
- [17]K. L. Chen, "The effects of interconnect process and snapback voltage on the ESD failure threshold of NMOS transistors," IEEE Trans. Electron Devices. Vol. 35, pp. 2140-2150, 1988.
- [18]陳舜堯, 何玄政, 劉淑惠, "靜電放電(ESD)概論," 電子發展月刊, 第145期, pp. 15-26, 1990.
- [19]MIL-STD-883E, Method 3015.7, Military Standard Test Methods and Procs. For Microelectronics, Dept. of Defence, Washington, D.C., USA, 1989.
- [20]EIAJ-IC-121 method 20, EIA(Electronic Industries Association) -JEDEC(Joint Electronic Device Engineering Council) Standardization Committee.
- [21]A. Chatterjee and T. Polgreen, "A low-voltage triggering SCR for on-chip ESD protection at output and input pads," IEEE Electron Device Letters, vol. 12, no. 1 pp. 21-22, Jan. 1991.
- [22]M. D. Ker, C. Y. Wu, et al., "Complementary-LVTSCR ESD protection scheme for submicron CMOS IC's," Proc. of IEEE International Symposium on Circuits and Systems, 1995, pp. 833-836.
- [23]L. R. Avery, "Using SCR's as transient protection structure in integrated circuits," EOS/ESD symp. pp. 177-180, 1993.