A STUDY OF ESD RELIABILITY ANALYSIS IN POWER MOSFET DEVICES

李文明、陳勝利

E-mail: 9015773@mail.dyu.edu.tw

ABSTRACT

THE ESD RELIABILITY IN POWER MOSFETS WILL BE INVESTIGATED IN THIS THESIS. THE TESTING SAMPLES WERE 100V LD NMOS, 200V LD NMOS, WHICH WERE DESIGNED AND DEVELOPED BY OURSELF, AND COMMERCIAL ICS WHICH WERE CONSISTED OF IRF640, RFW2N06RLE AND RLP03N06CLE. FROM THE EXPERIMENTAL RESULTS, ESD ZAP PULSES AT THE GATE TERMINAL WILL CAUSE ELECTRONS OR HOLES TRAPPED IN THE GATE OXIDE AND LOSSING THE SI-SIO2 INTERFACE INTEGRITY, ESPECIALLY FOR THE 100V LD NMOS, 200V LD NMOS, AND IRF640, IN WHICH THEY DO NOT HAVE ANY ESD PROTECTION CIRCUIT. ELECTRONS OR HOLES TRAPPING IN SIO2 LAYER WILL BE CAUSED THE THRESHOLD VOLTAGE INCREASING OR REDUCTION, AND EVEN RESULTED IN ELECTRON MOBILITY DEGRADATION. THE RFW2N06RLE AND RLP03N06CLE POWER VDMOS ICS WHICH WITH DIFFERENT KINDS OF ESD PROTECTION CIRCUIT ARE LESS INFLUENCED BY ESD PULSES EXPERIMENTALLY. MOREOVER, IN SOME SITUATION THE LATENT DAMAGE OF ELECTROSTATIC DISCHARGE IN A POWER MOSFET CAN'T EASILY FIND OUT IMMEDIATELY. EVENTUALLY, IN ORDER TO MAKE SURE A GOOD RELIABILITY AND LONG LIFETIME OF POWER MOSFETS, THE ESD PROTECTION CIRCUIT DESIGN TO PREVENT ESD DAMAGES IN A POWER MOSFET IS NECESSARY.

Keywords: 無

Table of Contents

第一章 緒論--P1 第二章 靜電放電概述及測試--P6 第一節 靜電的產生--P6 第二節 靜電放電的模式--P7 第三節 靜電放電測試組合--P12 第四節 靜電放電測試方法--P17 第五節 靜電放電失效判定--P18 第三章 ESD測試樣品--P20 第一節 100V LD nMOS樣品--P20 第二節 200V LD nMOS樣品--P23 第三節 IRF640樣品--P25 第四節 RFW2N06RLE樣品--P27 第五節 RLP03N06CLE樣品--P29 第四章 抗靜電放電能力測試--P34 第一節 測試方法與失效判定標準--P34 第二節 測試結果--P35 第五章 靜電放電可靠性測試--P52 第一節 測試方法--P52 第二節 測試結果--P53 第六章 結論--P123

REFERENCES

- [1]B.J.BALIGA, "TRENDS IN POWER DISCRETE DEVICES", PROC. OF INTERNATIONAL SYMPOSIUM ON POWER SEMICONDUCTOR DEVICES & ICS, 1998, PP5-9.
- [2]李宏俊, "高功率金氧半場效電晶體製程技術及發展趨勢", 電力電子技術, NO. 55, PP.23~P34, 2000。
- [3]劉中民, "公元2000年之功率元件技術發展趨勢", 電力電子技術, NO. 55, PP.10~22, 2000。
- [4]P. ZUPAC, D.POTE, R. D. SCHRIMPT, AND K. F. GALLOWAY, "ANNEALING OF ESD-INDUCED DAMAGE IN POWER MOSFETS", EOS/ESD SYMPOSIUM, 1992, PP. 121-128.
- [5]KRAISORN THRONGNUMCHAI, "A STUDY ON THE EFFECT OF THE GATE CONTACT AND DIMENSIONS ON ESD FAILURE THRESHOLD LEVEL OF POWER MOSFETS", IEEE TRANS. ELECTRON DEVICES, VOL.41, 1994, PP1282-1287.
 [6]NARESH THAPAR AND B. J. BALIGA, "A COMPARISON OF HIGH FREQUENCY CELL DESIGNS FOR HIGH VOLTAGE DMOSFETS", PROC. OF INTERNATIONAL SYMPOSIUM ON POWER SEMICONDUCTOR DEVICES & ICS, 1994, PP131-135.
 [7]TAYLOR R. EFLAND, CHIU-YU TSAI, S. PENDHARKAR, "LATERAL THINKING ABOUT POWER DEVICES (LDMOS)", IEDM TECHNICAL DIGEST, 1998, PP. 679-682.
- [8]A. PIERACCI AND B. RICCO, "A NEW CHARACTERIZATION METHOD FOR HOT-CARRIER DEGRADATION IN DMOS TRANSISTORS", IEEE TRANS. ELECTRON DEVICES, VOL.45, 1998, PP1855-1858.
- [9]A. JAKSIC, M. PEJOVIC, G. RISTIC, "LATENT INTERFACE-TRAP GENERATION IN COMMERCIAL POWE -R VDMOSFETS", IEEE TRANS. NUCLEAR SCIENCE, VOL.45, 1998, PP1365-1371.
- [10]S. MANZINI, A. GALLERANO, AND C. CONTIERO, "HOT-ELECTRON INJECTION AND TRAPPING IN THE GATE OXIDE OF SUBMICRON DMOS TRANSISTORS", PROC. OF INTERNATIONAL SYMPOSIUM ON POWER SEMICONDUCTOR DEVICES &

ICS, 1998, PP415-418.

[11]E. AJITH AMERASEKERA, FARID N. NAJM, "FAILURE MECHANISMS IN SEMICONDUCTOR DEVICES", SECOND EDITION, PP.71~77, 1998.

[12]陳舜堯,何玄政,劉淑惠,"靜電放電(ESD)概論",電子發展月刊,第145期,PP.15~26,1990。

[13]AJITH AMERASEKERA, CHARVAKA DUVVURY, "ESD IN SILICON INTEGRATED CIRCUITS", JOHN WILEY & SONS, 1996. [14]MIL-STD-883E, METHOD 3015.7, 1989.

[15]柯明道,"次微米互補式金氧半積體電路之靜電放電防護-全晶片防護設計篇",電腦與通訊,第62 期,PP.67~83,1997。

[16]張俊彥譯著,施敏原著,"半導體元件物理製作技術",高立圖書有限公司,1996。