

功率mos元件esd保護電路設計之研究

朱季齡、陳勝利

E-mail: 8918610@mail.dyu.edu.tw

摘要

近年來功率半導體元件被廣泛的應用於工業、商業、住家、通訊、交通與電力等領域。在未來的數十年內，電力電子將朝向高電壓、大電流功率、及低切換模組等方向發展，並且朝向積體電路化。然而，在此領域一直為人所遺忘的靜電放電破壞(ESD)問題卻依然存在，甚至比一般低電壓製程之積體電路更脆弱，本論文將針對時下最熱門的液晶顯示器驅動功率晶體(TFT LCD Driver IC)來設計其靜電放電保護電路，使其能符合業界靜電放電破壞之標準。論文中將提出四種針對汲極延伸金氧半場效電晶體(DEMOSFET)所設計之靜電保護電路，其一為採用CMOS製程之矽控閘流體(SCR)來保護DEMOSFET之汲-源極，靠靜電放電事件中之高電壓，使p-n-p-n接面產生崩潰而發生Latch up，形成一極低阻抗之電流消散路徑；其二為改良原矽控閘流體(SCR)，增加一複晶矽閘極(Poly Gate)與一高通RC濾波電路，以提升SCR之工作穩定性；其三為採用閘極耦合之方式，以汲極耦合至閘極之電位來誘發基板電流，使內部寄生之雙載子電晶體能在靜電放電事件中，提早被觸發導通，形成一低阻抗之靜電放電路徑。其四為結合一短通道閘極耦合金氧半場效電晶體(GCMOSFET)來保護DEMOSFET之閘極，利用第三項之原理並配合短通道元件導通快速之特性，針對閘極對高電壓與CDM (Charge Device Model)高頻放電最敏感的弱點加以保護，再加以結合SCR或閘極耦合之方法來保護汲-源極，使DEMOSFET能獲得全方位之防護。

關鍵詞：靜電放電；功率場效電晶體

目錄

第一章 緒論.....	1	1.1.1 靜電放電之影響.....	1	1.1.2 功率MOS元件之靜電問題.....	2	1.3 本文題要.....	3								
第二章 靜電放電模型與測試方法.....	4	2.1.1 人體放電模式(HBM).....	6	2.2 機器放電模式(MM).....	8	2.3 元件帶電模式(CDM).....	9	2.4 三種ESD模式之破壞機制.....	10	2.5 測試方法.....	12				
第三章 ESD保護電路之基本元件.....	15	3.1 二極體(Diode).....	16	3.2 Bipolar電晶體.....	20	3.3 MOS電晶體.....	24	3.4 矽控閘流體(SCR).....	29	第四章 DEMOS功率元件之ESD保護電路設計.....	34				
4.1 GCMOS保護元件設計.....	36	4.2 SCR保護元件設計.....	46	4.3 完整DEMOS功率電晶體之ESD保護.....	53	第五章 保護元件之ESD測試.....	56	5.1 DEnMOS(100V, 200V).....	56	5.2 GCDEnMOS(100V, 200V).....	66	5.3 SCR.....	80	5.4 結果討論.....	89
第六章 結論.....	90														

參考文獻

- [1] B.J.Baliga, "Trends in Power Discrete Devices", Proc. Of International Symposium on Power Semiconductor Devices & ICs, 1998, pp5-9.
- [2] P. Zupac, D.Pote, R. D. Schrimpt, and K. F. Galloway, " Annealing of ESD-Induced Damage in Power MOSFETs ", EOS/ESD Symposium, 1992, pp. 121-128.
- [3] Kraisorn Throngnumchai, "A Study on the Effect of the Gate Contact and Dimensions on ESD Failure Threshold Level of Power MOSFETs", IEEE Trans. Electron Devices, Vol.41, 1994, pp1282-1287.
- [4] Naresh Thapar and B. J. Baliga, "A Comparison of High Frequency Cell Designs for High Voltage DMOSFETs", Proc. of International Symposium on power Semiconductor Devices & ICs, 1994, pp131-135.
- [5] Taylor R. Efland, Chiu-Yu Tsai, S. Pendharkar, " Lateral Thinking About Power Devices (LDMOS) ", IEDM Technical Digest, 1998, pp. 679-682.
- [6] A. Pieracci and B. Ricco, "A New Characterization Method for Hot-Carrier Degradation in DMOS Transistors", IEEE Trans. Electron Devices, Vol.45 , 1998, pp1855-1858.
- [7] A. Jaksic, M. Pejovic, G. Ristic, "Latent Interface-Trap Generation in Commercial Power VDMOSFETs", IEEE Trans. Nuclear Science, Vol.45, 1998, pp1365-1371.
- [8] S. Manzini, A. Gallerano, and C. Contiero,"Hot-Electron Injection and Trapping in the Gate Oxide of Submicron DMOS Transistors", Proc. Of International Symposium on Power Semiconductor Devices & ICs, 1998, pp415-418..
- [9] C. Duvvury, J. Rodriguez, C. Jones, and M. Smayling, " Device Integration for ESD Robustness of High Voltage Power MOSFETs ", IEDM

Tech. Digest, 1994, pp 16.4.1-16.4.2 [10] M. Smayling, J. Reynolds, D. Redwine, S. Keller, G. Falessi, " A Modular Merged Technology Process including Submicron CMOS, Logic, Nonvolatile Memories, Linear Function, and Power Components ", Custom Integrated Circuits Conference, 1993.

[11] R. Y. Moss, " Caution-Electrostatic Discharge at Work ", IEEE Trans. Comp. Hyb. And Man., CHMT-5, 1982, pp. 512-515.

[12] MIL-STD-883E, Method 3015.7, 1989. Devices, Vol.41, 1994, pp. 1282-1287.

[13] EIA/JESD Test Method A115-A, Oct, 1997.

[14] P. Bossard, R. Chemelli, B. Unger, " ESD Damage from Triboelectrically Charged IC Pins ", in Proc. 2nd EOS/ESD Symposium, 1980, pp. 17-22.

[15] B. Unger, " Electrostatic Discharge Failures of Semiconductor Devices ", in Proc. 19nd IRPS, 1981, pp. 193-199.

[16] L. Avery, ' Charged Device Model Testing: Trying to Duplicate Reality ', in Proc. 9th EOS/ESD Symposium, 1987, pp. 88-92 [17] Y. Fukuda, S. Ishiguro, M. Takahara, ' ESD Protection Network Evaluation by HBM and CPM (Charged Package Method) ', in Proc. 8th EOS/ESD Symposium, 1986, pp. 193-199 [18] Y. Fukuda, K. Kato, ' VLSI ESD Phenomenon and Protection ', in Proc. 10th EOS/ESD Symposium, 1988, pp. 228-234 [19] Y. Kitamura, H. Kitamura, K. Nakanishi, Y. Shibuya, ' Breakdown of Thin Gate-Oxide by Application of Nanosecond Pulse as ESD Test ', in Proc. Int. Test and Failure Anal. Symp. 1989, pp. 193-199 [20] T. J. Maloney, ' Designing MOS Inputs and Outputs to Avoid Oxide Failure in the Charged Device Model ', in Proc. 10th EOS/ESD Symposium, 1988, pp. 220-227 [21] R.G. Renninger, M.-C. Jon, D.L. Lin, T. Diep, T. L. Welsher, ' A Field induced Charged Device Model Simulator ', in Proc. 11th EOS/ESD Symposium, 1989, pp. 59-71 [22] L. J. van ROOZENDAAL, e. a. Amerasekera, P. Bos, W. Baelde, F. Bontekoe, P. Kersten, E. Korma, P. Rommers, P. Krys, U. Weber, P. Ashby, ' Standard ESD Testing ', in Proc. 12th EOS/ESD Symposium, 1990, pp. 119-130 [23] ANSI/EOS/ESD-S5.1., ESD Association, Inc. 1993, pp.17.

[24] 施敏原著，張俊彥譯著，「半導體元件物理及製作技術」；高立出版社出版，1996年，pp. 156-158。

[25] C. Duvvury, C. Diaz, and T. Haddock, " Achieving Uniform nMOS Device Power Distribution for Sub-Micron ESD Reliability ", IEDM Tech. Digest, 1992.