

考量雜訊之MTCMOS電路優化演算法

許思傑、林浩仁、程仲勝

E-mail: 344718@mail.dyu.edu.tw

摘要

由於積體電路製程越來越先進使得目前奈米世代積體電路的耦合雜訊與漏電流的問題越來越嚴重，又因Multiple Threshold Voltages CMOS(MTCMOS)製程技術可以再不增加電路設計的複雜度下有效降低漏電流是近年來相當受到重視的方法。本篇論文提出加入耦合雜訊的觀點使用MTCMOS之技術在佈局中耦合雜訊嚴重之區域使用High-V_{th}來替代原本Low-V_{th}元件來達到降低耦合雜訊的干擾，由於High-V_{th}元件的雜訊免疫力較Low-V_{th}元件高，可以有效降低Low-V_{th}元件在因雜訊干擾導致元件功能運算錯誤的情形但由於High-V_{th}元件擁有較高延遲的缺點所以必須同時考量整體訊號時序是否造成錯誤的問題，本論文將耦合雜訊干擾線段分為Aggressor Nets與Victim Nets並以交互使用MTCMOS之技術不同於以往單一考量某一種線段的置換方式來實做。

關鍵詞：耦合雜訊干擾、雜訊

目錄

封面內頁 簽名頁 中文摘要.....	iii	ABSTRACT.....	iv	致謝.....
謝.....	v	目錄.....	vi	圖目錄.....
錄.....	ix	第一章 緒論.....	1	1.1.1 前言.....
訊.....	1.3 功率消耗.....	1.1.2 研究動機.....	1.2 耦合雜	
構.....	2 第二章 文獻回顧.....	2.1 文獻回顧與探討.....	2.1.1 文獻回顧與探討.....	
善雜訊方法.....	9 第三章 考量雜訊之MTCMOS電路優化演算法.....	9.2.2 常見改	9.2.1 文獻回顧與探討.....	
介.....	12.3.2 耦合雜訊導向之V _{th} 值選擇策略.....	12.3.3 Aggressor Net 置換策略.....	12.3 MTCMOS技術簡	
3.4 Victim Net 置換策略.....	16.3.5 程式流程.....	18 第四章 實驗結	12.3.2 耦合雜訊導向之V _{th} 值選擇策略.....	
果.....	22.4.1 實驗環境與測試電路.....	22.4.2 實驗過程與結果分析.....	24.4.3 改善前後侵害線段分析與探討.....	
改善前後侵害線段分析與探討.....	26.4.4 改善前後受侵害線段分析與探討.....	28.4.5 改善前後整體耦合雜	22.4.1 實驗環境與測試電路.....	
訊分析與探討.....	31 第五章 結論與未來展望.....	33.5.1 結論.....	33.5.2 未來展	
31 結論與未來展望.....	33 參考文獻.....	35	31 結論與未來展望.....	

參考文獻

- 1.Magma Design Automation “ Signal Integrity Sign-off Verification ” , White Paper, 2002.
- 2.C. Chen, X. Yang and M. Sarrafzadeh. “ Potential Slack: An Effective Metric of Combinational Circuit Performance. ” in Proc. of ACM / IEEE 2000, Nov. 2000, Page(s): 198-201.
- 3.Chou, H, and S Chiu, “ Crosstalk Reduction and Tolerance in Deep Sub-Micron Interconnects ” , Technical Report, Department of Electrical and Computer Engineering, University of Wisconsin, Madison, 2001.
- 4.Dubey, S, and Jorgenson J, “ Crosstalk reduction using buffer insertion, ” in Proc. of the IEEE International Symposium on Electromagnetic Compatibility 2002, Aug. 2002, Page(s). 639-642.
- 5.T. Zhang and S. S. Sapatnekar, “ Simultaneous Shield and Buffer Insertion for Crosstalk Noise Reduction in Global Routing, ” in Proc. of the IEEE ICCAD 2004, Oct. 2004, Page(s): 93 – 98.
- 6.C. J. Alpert, J. Hu, S. S. Sapatnekar and P. Villarrubia, “ A Practical Methodology for Early Buffer and Wire Resource Allocation, ” in Proc. of the ACM / IEEE 2001, May. 2001, Page(s): 189 – 194.
- 7.C.J. Alpert, A. Devgan and S.T. Quay, “ Buffer insertion for noise and delay optimization, ” IEEE Transaction on Computer-Aided Design Integrated Circuits and Systems, vol. 11, Nov. 1999, Page(s). 1633 – 1645.
- 8.A. Vittal and M. Marek-Sadowska, “ Crosstalk Reduction for VLSI, ” IEEE Transaction on Computer-Aided Design of Integrated Circuits and Systems, vol. 16, Mar. 1997, Page(s). 290-298.
- 9.J. Cong, D. Pan, and P. V. Srinivas, “ Improved crosstalk modeling for noise constrained interconnect optimization ” , in Proc. of ASP-DAC 2001, Jan. 2001, Page(s):373 – 378.
- 10.Qingjian Yu; Kuh, E.S.; “ New efficient and accurate moment matching based model for crosstalk estimation in coupled RC trees ” , in Proc. of Quality Electronic Design, Aug 2001, Page(s): 151 – 157.
- 11.Xiaoliang Bai, Chandra R., Dey, S. and Srinivas P.V., “ Interconnect coupling-aware driver modeling in static noise analysis for nanometer circuits ” , IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 23, No 8, Aug 2004, Page(s). 1256 – 1263.
- 12.L. Wei, Z. Chen, M. Johnson, and K. Roy, “ Design and Optimization of Low Voltage High Performance Dual Threshold CMOS Circuits, ” in Proc. of DAC, June 1998, Page(s): 489-492.
- 13.M. Ketkar and S.S. Sapatnekar, “ Standby power optimization via transistor sizing and dual threshold voltage assignment, ” in Proc. of ICCAD, Nov. 2002, Page(s): 375-378.
- 14.Jeegar Tilak Shah, Marius

Evers, Jeff Trull and Alper Halbuto-gullari, " Circuit optimization for leakage power reduction using multi-threshold voltages for high performance microprocessors. " in Proc. of ISPD 2007, Page(s): 67-74. 15.Chuhong Chen, X. Yang and Majid Sarrafzadeh, " Potential Slack:An Effective Metric of Combinational Circuit Performance, " in Proc. of ICCAD 2000, Nov 2000, Page(s): 198-201. 16.Yen-Te Ho and Ting-Ting Hwang, Low power design using dual threshold voltage, Proceedings of the 2004 conference on Asia South Pacific Design Automation: electronic design and solution fair, Jan 2004, Page(s). 205-208, Yokohama, Japan. 17.Kanak Agarwal, Dennis Sylvester and David Blaauw, "Modeling and Analysis of Crosstalk Noise in Coupled RLC Interconnects," IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (T-CAD), Vol. 25, No. 5, May 2006, Page(s). 892-901, short paper. 18.Ki-Wook Kim, Seong-Ook Jung, Taewhan Kim, Prashant Saxena,C.L.Liu and Sung-Mo Kang " Coupling Delay Optimization by Temporal Decorrelation Using Dual Threshold Voltage Technique. " IEEE Transaction on VLSI Systems, Vol. 11, No.5 October 2003, Page(s). 879-887. 19.B. Young, " Digital Signal Integrity: Modeling and Simulation with Interconnects and Packages " , Prentice Hall, 2001.