High-Speed Parallel Cyclic Redundancy Check Circuit

張力元、胡大湘 洪進華

Abstract

Error Control Coding is widely used in data communications and storage devices as a powerful method for dealing with data errors. It also applied to many other fields such as the testing of integrated circuits and the detection of logical faults. In this thesis, we develop the advance parallel Burst Error Correcting Code circuits. We use combinational circuit to compute syndrome and error patterns, and using FPGA board to implement our Fire Code Decoder.

Keywords: Error Control Coding, CRC, Burst Error, LFSR, FPGA
参考文獻


[9] F. Monteriro, A. Dandache, A. M'Sir, B. Lepely, "A polynomial division pipelined architecture for CRC error detecting codes,


